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Abstract 
Trahan, J.L., M.C. Loui and V. Ramachandran, Multiplication, division and shift instructions in 
parallel random access machines, Theoretical Computer Science 100 (1992) l-44. 
We prove that polynomial time on a parallel random access machine (PRAM) with unit-cost 
multiplication and division or on a PRAM with unit-cost shifts is equivalent to polynomial space on 
a Turing machine (PSPACE). This extends the result that polynomial time on a basic PRAM is 
equivalent to PSPACE to hold when the PRAM is allowed multiplication or division or unrestricted 
shifts. It also extends to the PRAM the results that polynomial time on a random access machine 
(RAM) with multiplication is equivalent to PSPACE and that polynomial time on a RAM with 
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shifts (that is, a vector machine) is equivalent to PSPACE. We obtain simulations of uniform circuits 
by RAMS with enhanced instruction sets and use the enhanced RAMS to simulate PRAMS with 
enhanced instruction sets. 
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1. Introduction 
An important model of parallel computation is the parallel random access machine 
(PRAM), which comprises multiple processors that execute instructions synchro- 
nously and share a common memory. Formalized by Fortune and Wyllie [9] and 
Goldschlager [lo], the PRAM is a much more natural model of parallel computation 
than older models such as combinational circuits and alternating Turing machines 
[19] because the PRAM abstracts the salient features of a modern multiprocessor 
computer. The PRAM provides the foundation for the design of highly parallel 
algorithms [14]. This model permits the exposure of the intrinsic parallelism in 
a computational problem because it simplifies the communication of data through 
a shared memory. 
In this paper, we study the effect of the instruction set on the p-rformance of the 
PRAM. The basic PRAM has unit-cost addition, subtraction, Boolean operations, 
comparisons, and indirect addressing. To quantify differences in computational 
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performance, we determine the time complexities of simulations between PRAMS 
with different instruction sets. We focus on the computational complexity of 
simulations between enhanced PRAMS with the following additional unit-time 
operations: 
multiplication, 
division, 
arbitrary left shift, 
arbitrary right shift. 
Further, to better understand the effects of parallelism in the PRAM, it is necessary to 
view the model in relation to the sequential RAM. We bound the time for an enhanced 
RAM to simulate a similarly enhanced PRAM. Thus, we study enhanced PRAMS by 
stripping away one feature at a time, and we are able to observe the gain in 
time-bounded computational power due to individual features. 
Let PRAMCop] denote the class of PRAMS with the basic instruction set aug- 
mented with the set op of instructions. Let PRAM [ op]-TIME( T(n)) denote the class 
of languages recognized by PRAM[op]s in time O(T(n)) on inputs of length II, 
PRAM Cop]-PTIME the union of PRAM [ op]-TIME( T(n)) over all polynomials 
T(n), and PRAM [ op]-POLYLOGTIME the union of PRAM [ op]-TIME( T(n)) 
over all T(n) that are polynomials in log II. Let RAM Cop], RAM [ op]-TIME( T( n)), 
RAM Cop]-PTIME, and RAM Cop]-POLYLOGTIME denote the analogous classes 
for the sequential random access machine (RAM) model. 
We prove that polynomial time on a PRAM with unit-time multiplication and 
division or on a PRAM with unit-time unrestricted shifts is equivalent to polynomial 
space on a Turing machine (TM). Consequently, a PRAM with unit-time multiplica- 
tion and division and a PRAM with unit-time unrestricted shifts are at most poly- 
nomially faster than a standard PRAM, which does not have these powerful instruc- 
tions. These results are surprising for two reasons. First, for a sequential RAM, adding 
unit-time multiplication (*) or unit-time unrestricted left shift (r) seems to increase its 
power: 
RAM-PTIME = PTIME [6], 
RAM[ *I-PTIME = PSPACE [12], 
RAM [ f ]-PTIME = PSPACE [ 15, 221, 
whereas adding one of these operations to a PRAM does not increase its power by 
more than a polynomial in time. Second, despite the potential speed offered by 
massive parallelism, a sequential RAM with unit-cost multiplication or unrestricted 
shifts is just as powerful, within a polynomial amount of time, as a PRAM with the 
same additional operation. 
We establish the following new facts about PRAMS. Recall that 
PSPACE = PRAM-PTIME and POLYLOGSPACE = PRAM-POLYLOGTIME 
4 J.L. Trahan, M.C. Loui, V. Ramachandran 
[9]. Let 1 denote unrestricted right shift. 
PSPACE = PRAM [ *I-PTIME 
= PRAM [ *, t]-PTIME 
= PRAM [ +I-PTIME 
= PRAM [T, J]-PTIME, 
POLYLOGSPACE= PRAM-POLYLOGTIME 
(1) 
(2) 
= PRAM [ *]-POLYLOGTIME 
= PRAM [ *, s]-POLYLOGTIME 
= PRAM [ +_I-POLYLOGTIME 
= PRAM [ t, J]-POLYLOGTIME. 
The results in (1) are the parallel analogues of the results of Hartmanis and Simon 
[ 121 and Simon [22] for sequential RAMS. Because of the very long numbers that the 
RAM [ *] and RAM [t, J] can generate and because of the equivalence of polynomial 
time on these models to PSPACE, the RAM[ *] and RAM[ t, J] have sometimes 
been viewed as “parallel”. Thus, the PRAM[*] and PRAM[T, J] may be viewed as 
“doubly parallel”. The results in (1) are therefore also significant in that introducing 
unbridled parallelism to a random access machine with unit-time multiplication or 
unit-time unrestricted shift decreases the running time by at most a polynomial 
amount. 
The results in (2) are notable because of their possible implications for the robust 
class NC, which can be characterized by several different models of parallel 
computation [S]. If we could reduce the number of processors used by the simulation 
of a PRAM [+I, PRAM [*, t], or PRAM [ r, J] by a PRAM from an exponential 
number to a polynomial number, then NC would be the class of languages accepted 
by PRAM[*]s, PRAM[*, +]s, or PRAM[T,J] s, respectively, in polylog time with 
a polynomial number of processors. 
For the sequential RAMS, we know by the above results that time on the RAM [ op] 
is polynomially related to time on the PRAM Cop], since the class of languages 
accepted in polynomial time on any of these models is equivalent to PSPACE [12, 
221. We obtain tighter time bounds by the simulations given here. 
The simulations are performed through uniform, bounded fan-in circuits. We prove 
that a RAM [ op] can efficiently simulate a uniform, bounded fan-in circuit and then 
show that the circuits that simulate a PRAMCop] meet the uniformity conditions. 
In another paper [26], we combined multiplication and shifts in the instruction set 
and proved NEXPTIME c PRAM [ *, t, I]-PTIME c EXPSPACE. Thus, the com- 
bination of multiplication and shifts is more powerful, to within a polynomial in time, 
than either instruction separately. 
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The thesis by Trahan [25] gives the detailed proofs of lemmas for which only 
outlines of proofs appear in this paper. 
2. Definitions and a key lemma 
2.1. PRAM definitions 
We study a deterministic PRAM similar to that of Stockmeyer and Vishkin [24]. 
A PRAM consists of an infinite collection of processors PO, PI, . . . , an infinite set of 
shared memory cells, c(O), c(l), . , and a program which is a finite set of instructions 
labeled consecutively with 1,2,3, . . . . All processors execute the same program. Each 
processor has a program counter. Each processor P,,, has an infinite number of local 
registers: r,(O), r,(l), . . . Each cell c(j), whose address is j, contains an integer con(j), 
and each register r,(j) contains an integer rcon,(j). 
For convenience we use a PRAM with concurrent read and concurrent write 
(CRCW) in which the lowest numbered processor succeeds in a write conflict. Since we 
are concerned with at least polylog time, there are no significant differences between 
the concurrent read/concurrent write (CRCW), the concurrent read/exclusive write 
(CREW), and the exclusive read/exclusive write (EREW) PRAMS because the EREW 
model can simulate the CRCW model with a penalty of only a logarithmic factor in 
time (log of the number of processors attempting to simultaneously read or write) [S, 
271. If one or more processors attempt to read a cell at the same time that a processor 
is attempting to write the same cell, then all reads are performed before the write. 
Initially, the input, a nonnegative integer, is in c(O). For all m, register r,(O) contains 
m. All other cells and registers contain 0, and only PO is active. A PRAM accepts its 
input if and only if PO halts with its program counter on an ACCEPT instruction. 
In time O(log n), a processor can compute the smallest n such that con(O)d2”- 1; 
the PRAM takes this y1 as the length of the input. Whenever con(i) is interpreted in 
two’s complement representation, we number the bits of con(i) consecutively with 
0, 1,2, . . . , where bit 0 is the rightmost (least significant) bit. 
We allow indirect addressing of registers and shared memory cells through register 
contents. The notation c(r,(j)) refers to the cell of shared memory whose address is 
ycon,,,( j), and y(r,( j)) refers to the register of P, whose address is rcon,( j). 
The basic PRAM model has the following instructions. When executed by proces- 
sor P,,,, an instruction that refers to register r(i) uses r,(i). 
r(i) t k (load a constant) 
r(i)+r( j) (load the contents of another register) 
r(i)+c(r( j)) (indirect read from shared memory) 
c(r(i))+-r( j) (indirect write to shared memory) 
r(i)+-r(r(j)) (indirect read from local memory) 
r(r(i))cr( j) (indirect write to local memory) 
6 J.L. Trahan, M.C. Loui, V. Ramachandran 
ACCEPT (halt and accept) 
REJECT (halt and reject) 
FORK label 1, label2 (Pm halts and activates PZm and Pzm+ 1, setting their program 
counters to label1 and label2, respectively.) 
r(i)+-BIT(r(j)) (read the rcon,(j)th bit of con(O) (the input)) 
CJUMP r(j) camp r(k), label (jump to instruction labeled label on condition 
rcm,( j) camp rcon,( k), where the arithmetic comparison 
corn&={ <, 9, => 3, >, Z}), 
r(i)tr( j) 0 r(k) for 0 E{ +, -, A ,i } (addition, subtraction, bitwise Boolean 
AND and negation) 
Processor PO can perform a FORK operation only once. This restriction is neces- 
sary to prevent the activation of multiple processors with identical processor numbers. 
This is also the reason why Pm halts when it performs a FORK. With the FORK 
instruction, at most 2’ processors are active at time t in a computation of a PRAM. 
In some variants of the PRAM model, the input is initially located in the first II cells, 
one bit per cell. We therefore have the instruction “r(i)+-BIT(r( j))” in order to allow 
the PRAM to transform the input to this format in O(log n) time. This instruction was 
also used by Reischuk [lS]. 
For an integer d, define its length lea(d) as the minimum integer w such that 
- 2” - 1 <d < 2”- 1 - 1. Thus, d has a two’s complement representation with w bits. Let 
w = max { len( rcon,( j)), len(rcon,( k)) >. Let # d denote the two’s complement repres- 
entation of d. To perform a Boolean operation on rem,(j) and rcon,(k), the PRAM 
performs the operation bitwise on the w-bit two’s complement representations of 
rcon,( j) and rcon,(k). The PRAM interprets the resulting integer x in w-bit two’s 
complement representation and writes x in r,(i). We need at least w bits so that the 
result in correctly positive or negative. 
Let us assume that the division instruction returns the quotient. Let 7 (I) denote 
the unrestricted left (right) shift operation: the instruction r(i)tr( j) t r(k) 
(r(i)+r(j)~r(k))placesrcon,(j)~2”C””m(k) (the integer part of rcoIz,( j) -+- 2*conm(k)) into 
r,(i). The instruction can also be viewed as placing into r,(i) the result of shifting the 
binary integer rcon,( j) to the left (right) by rcon,(k) bit positions. 
At each step, each active processor simultaneously executes the instruction in- 
dicated by its program counter in one unit of time, then increments its program 
counter by one, unless the instruction causes a jump. On an attempt to read a cell at 
a negative address, the processor reads the value 0; on an attempt to write a cell at 
a negative address, the processor does nothing. 
The assumption of unit-time instruction execution is an essential part of our 
definition. In a sense, our work is a study of the effects of this unit-cost hypothesis on 
the computational power of time-bounded PRAMS as the instruction set is varied. 
For ease of description, we sometimes allow a PRAM a small constant number of 
separate memories, which can be interleaved. This allowance entails no loss of 
generality and only a constant factor time loss. 
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A PRAM Z has time bound T(n) if for all inputs u of length n, a computation of 
Z on o halts in T(n) steps. Z has processor bound P(n) if for all inputs cx of length ~1, 
Z activates at most P(n) processors during a computation on o. We assume that T(n) 
and P(n) are both time-constructible in the simulations of a PRAM [op] by a PRAM, 
so that all processors have values of T(n) and P(n). 
Let R be a PRAM[*]. By repeated application of the multiplication instruction, 
R can generate integers of length O(n2r(“)) in T(n) steps. By indirect addressing, 
processors in R can access cells with addresses up to 2 n27’“’ in T(n) steps, although 
R can access at most O(P(n) T(n)) different cells during its computation. In sub- 
sequent sections, these cell addresses will be too long for the simulating machines to 
write. Therefore, we first construct a PRAM [ *] R’ that simulates R and uses only 
short addresses. Similarly, a PRAM [ 1, J] can generate extremely long integers and 
use them as indirect addresses, so we simulate this by a PRAM[ t, J] that uses only 
short addresses. 
Associative Memory Lemma. Let op _ { c *, t, t, 1). For all T(n) and P(n), every 
language recognized with P(n) processors in time T(n) by a PRAMCop] R can be 
recognized in time 0( T(n)) by a PRAM [op] R’ that uses 0(P2(n) T(n)) processors 
and accesses only cells with addresses in 0, . . . , O(P (n) T( n)). 
Proof. Let R be an arbitrary PRAM [ op] with time bound T(n) and processor bound 
P(n). We construct a PRAMCop] R’ that simulates R in time 0( T(n)) with 
P2(n)T(n)processors,butaccessesonlycellswithaddressesinO,...,O(P(n)T(n)).R’ 
employs seven separate shared memories: memI, . . .,mem,. Let cr,(k) denote the kth 
cell of memb and con,(k) the contents of that cell. R’ organizes the cells of meml and 
mem2 in pairs to simulate the memory of R: the first component, c,(k), holds the 
address of a cell in R; the second component, c2(k), holds the contents of that cell. 
Actually, in order to distinguish address 0 from an unused cell, c,(k) holds one plus 
the address. Let pair(k) denote the kth memory pair. R’ organizes the cells of mem3, 
mem4, and mem5 in triples to simulate the local registers of R: the first component, 
c3( k), holds the processor number; the second component, c4( k), holds the address of 
a register in R; the third component, c5(k), holds the contents of that register. Let 
triple(k) denote the kth memory triple. Since R can access at most O(P(n)T(n)) cells 
in T(n) steps, R’ can simulate the cells used by R with O(P(n)T(n)) memory 
pairs and triples. R’ uses memories mem, and mem, for communication among the 
processors. 
Let P, denote processor m of R; let Pk denote processor m of R’. 
We now describe the operation of R’. In O(logP(n)) steps, R’ activates P(n) 
processors, called primary processors. In the next log(P(n) T(n)) steps, each primary 
processor activates P(n)T(n) secondary processors, each of which corresponds to 
a memory pair and a memory triple. Primary processor Pk corresponds to the 
processor of R numbered (m/P(n) T(n)) - P( n). The processors numbered m + k, for 
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all k, 0 < k < P( n) T(n) - 1, are the secondary processors belonging to primary proces- 
sor P 6. Each secondary processor Pi belonging to P’,, j = m + k, handles pair(k) and 
triple(k). We call k the assignment number of Pi. Pi computes its assignment number 
in constant time. 
Observe that if i<m and Pi and PI, are primary processors, then the processor of 
R to which Pi corresponds is numbered lower than the processor of R to which 
PI, corresponds, and all secondary processors belonging to Pi are numbered lower 
than all secondary processors belonging to Pk. We exploit this ordering to handle 
concurrent writes by processors in R. 
Suppose R’ is simulating step t of R in which P, writes v in c(f). Then the 
corresponding primary processor Pk of R’ writesf+ 1 into c1 (P(n)( T( n)- t)+g + 1) 
and v into c2( P( n) ( T( n) - t) + g + 1). That is, at step t of R, all primary processors of 
R’writeonlycellswithaddressesinP(n)(T(n)-t)+l,...,P(n)(T(n)-~+l),withthe 
lowest-numbered primary processor writing in the lowest-numbered cell in the 
block. The memory holds a copy every time a processor attempts to write c(f). By 
this ordering, the copy of a cell in R with the current contents (most recently written 
by lowest-numbered processor) is in a lower-numbered cell of memz of R’ than 
each of the other copies. The secondary processor that handles this current 
copy is lower-numbered than each of the secondary processors handling other 
copies. If at some later step a primary processor P& desires to read con(f) of R, 
then its secondary processors read all copies of con(f) and concurrently 
write their values in c,(m). By the write priority rules in which the lowest- 
numbered processor of those simultaneously attempting to write a cell 
succeeds, the secondary processor reading the current value of con(f) succeeds 
in the write. 
Similarly, suppose R’ is simulating a step of R in which P, writes v in r,(f). Then 
P:,writesgin~~(P(n)(T(n)-t)+g+l),f+linc,(P(n)(T(n)-t)+g+l),andvin 
c5 (P (n)( T(n) - t) + g + 1). If at some later step P :, desires to read rcon,( f), then its 
secondary processors read all copies of rcon,(f) and concurrently write their values 
in CT(m). 
When a processor P, of R executes an instruction r(i)+r( j) 0 r(k), it reads rcon,( j) 
and rcon,( k), computes v := rcon,( j) 0 rcon,( k), and writes v in rs( i). The correspond- 
ing processor Pk of R’ simulates this step as follows. Using mem6 and mem7 to 
communicate with its secondary processors and exploiting the write priority rules, 
Pk copies rcon,( j) of R to r,(l) and rcon,(k) of R to r,(2). Ph then computes 
v := rcon,(l) 0 rcon,(2), writing v in r,( 1). Next, if i is negative, then P k does nothing. 
Otherwise, suppose R’ is simulating step t of R. Each primary processor keeps track of 
t in its local memory. Then Pk writes g in c3(P(n)(T(n)-t)+g+l), i-t1 in 
c,(P(n)(T(n)--t)+g+ l), and v in c,(P(n)(T(n)-t)+g+ 1) to complete the simula- 
tion of step L 
Thus, R’ uses a constant number of steps to simulate a step of R and only 
O(log P(n) T(n)) initialization time. Since P(n)62T’“‘, R’ uses 0( T(n)) steps to 
simulate T(n) steps of R. 0 
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Observation I: R’ needs only addition and subtraction to construct any address 
that it uses. 
Observation 2: Each processor of R’ uses only a corrstant number of local registers. 
Hagerup [11] proved a result for the same problem as the Associative Memory 
Lemma, but he fixes the number of processors and lets the time grow. Let S(n) denote 
the highest-numbered memory cell used in a computation of PRAMCop] R, and let 
B(n) be any function such that B(n)32 and is computable with the resources given 
below. Specifically, Hagerup proved that for all T(n), P(n), and S(n), every language 
recognized with P(n) processors in time T(n) with memory cells numbered at most 
S(n) by a PRAMCop] R can be recognized in time O(rlog(S(n)+ l)/logB(n)] T(n)) 
by a PRAM Cop] R’ that uses P(n) processors and accesses only cells with addresses 
in 0, . . . . O(P(n)Un)B(n)). 
2.2. Circuit de$nitions 
We use the following definitions relating to circuits [19]. 
l A circuit is a directed acyclic graph, where each node (gate) with indegree 0 is 
labeled by “inp” (an input), each node with indegree 1 is labeled by the NOT of 
a variable, and each node with indegree d > 1 is labeled by the AND or OR of 
d variables. Nodes with outdegree 0 are outputs. 
l A circuit family C is a set ( C1 , Cz, . . . > of circuits, where C, has n inputs and one 
output. We restrict the gate numbering so that the largest gate number is 
(Z(n))‘(‘), where Z(n) is the size of C,. Thus, a gate number coded in binary has 
length O(log Z(n)). 
l A bounded fan-in circuit is a circuit where the indegree of all gates is at most 2. For 
each gate g in C,, let g(k) denote g, g(L) denote the left input to g, and g(R) denote 
the right input to g. If C, has at most Z(n) gates and depth o(n), then the size 
complexity of C is Z(n) and the depth complexity is D(n). 
l An unboundedfan-in circuit is a circuit where indegree is unbounded. For each gate 
g in C,, let g(i) denote g, and let g(p), p=O, 1,2, . . . , denote the pth input to g. If C, 
has at most Z(n) wires and depth D(n), then the size complexity of C is Z(n) and the 
depth complexity is D(n). 
l The family C recognizes A c (0, l> * if, for each II, C, recognizes A’“‘= A n (0, l> “; 
that is, the value of C, on input inp, , inp,, . . . , inp,c{O, l> is 1 if and only if 
inp, . . . inp,EA. A language Q is of simultaneous size and depth complexity Z(n) and 
D(n) if there is a family of circuits of size complexity Z(n) and depth complexity 
D(n) that recognizes Q. 
l The bounded direct connection language of the family C = ( C1, C,, . . .}, LBDc, is 
the set of strings of the form (n,g,p, h), where n,gE{O, l>*, PE(&L,R), 
hE{inp, AND, OR, NOT} u (0, l} * such that in C, either (i) p=;1 and gate g is an 
h-gate, he(inp, AND, OR, NOT}, or (ii) p #% and gate g(p) is numbered 
h, hc(O, l}*. 
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l The unbounded direct connection language of the family C = { Ci, C,, . . .}, LUDC, 
is the set of strings of the form <n,g,p,h), where n,gE(O, l>*, 
ps{i} u (0, 1, . . . . Z(n)“” }, hE{I’np,AND,OR,NOT)u{O,l}* such that in C, 
either (i) p = i_ and gate g is an h-gate, ha ( inp, AND, OR, NOT}, or (ii) p # 1 and 
gate g(p) is numbered h, h~(0, l)*. 
Let us now introduce two new definitions of uniformity. Let I(Z(n)) be a concat- 
enation of all pairs (g, h), where g, hE {0, 1, . . . , Z(n)O(l)}. 
l The family C = ( C1, Cz, . . .} of bounded (unbounded) fan-in circuits of size Z(n) is 
VIM-ungorm if there is a RAM[ 7, J] that on input I(Z(n)) returns an output string 
in 0 (log Z(n)) time indicating for each pair (g, h) whether ( n, g, L, h) is in LBDC and 
whether (n, g, R, h) is in LBDC (indicating for each pair (g, h) the value of p such that 
(n, g,p, h) is in LUDC, for p=O, 1, . . . . Z(n)““, or an indication that no (n, g, p, h) is 
in L,,,). (Note: We chose the term VM-uniform because Pratt and Stockmeyer 
[ 151 called their restricted RAM [T, J] a vector machine.) 
l The family C=(C1,C,,... } of bounded (unbounded) fan-in circuits of size Z(n) is 
MRAM-uniform if there is a RAM [ *] that an input 1(Z(n)) returns an output 
string in O(log Z(n)) time indicating for each pair (g, h) whether (n, g, L, h) or 
(n,g, R, h) is in LBD, (indicating for each pair (g, h) the value of p such that 
(n,g,p,h)isinL,n,,forp=O,l,..., Z(n)‘(l), or an indication that no (n, g, p, h) is 
in L,,,-). (Note: We chose the term MRAM-uniform because Hartmanis and 
Simon [12] called their RAM [ *] an MRAM.) 
l A gate g is at leuelj of C, if the longest path from any circuit input to g has lengthj. 
Gate g is at height j of C, if the longest path from g to the output has length j. 
l Let C, be a bounded fan-in circuit consisting entirely of AND, OR, and inp gates 
with depth D(n). We construct the circuit CT(C,), the circuit tree of C,, from C,. 
Let gate a be the output gate of C, and let a be of type @E{AND, OR) with inputs 
from gates b and c. Then the output gate of CT( C,) has name (0, a), type 4, and 
inputs from gates named (1, b) and (2, c). Thus, gate (0, a) is the gate at height 0 of 
CT(&) and gates (1, b) and (2, c) are the gates at height 1 of CT(C,). 
Now suppose that we have constructed all gates at height j of CT( C,), and we wish 
to construct the gates at heightj + 1. Each gate (i, e) at heightj corresponds to a gate 
e in C,. If e is of type 4 E {AND, OR), then gate (i, e) is of type 4. Suppose gate e has 
inputs from gates fand g. Then the inputs to gate (i, e) of CT( C,) at height j + 1 are 
the gates (2i+ 1,f) and (2i+2, g). If gate e is of type inp, that is, an input, and 
j < D(n), then (i, e) is of type OR (if (i, e) is at an even-numbered level) or type AND 
(if (i, e) is at an odd-numbered level), and the inputs to gate (i, e) at height j + 1 are 
the gates (2i + 1, e) and (2i + 2, e). If gate e is of type inp and j = D(n), then (i, e) is of 
type inp and CT(&) has no gates at height j+ 1 connected to gate (i, e). Figure 1 
contains an example of a circuit tree. 
l In CT( C,), define path (a, b) to be the path, if one exists, from gate a to gate b. 
l In CT( C,), the distance from gate b to gate c is the length of the shortest path from 
b to c, if such a path exists. We order all gates at distance d from gate b according to 
the relation order(e, f) such that order(e, f) is true if path(e, b) intersects path(JS b) 
Multiplication, division and shif instructions in PRAMS 11 
(11,O (12,1-l (13, k) (14, 0 
b 
(a) Circuit C 6 
(1, b) 
T 
(2, c) 
(0, a) 
(b) Circuit tree CT(CJ 
Fig. 1. Circuit tree example. 
at a gate which path(e,b) enters at the left input and path(Jb) enters at the right 
input. Gate e is the qth ancestor of gate b at distance d if gate e is the qth smallest 
gate in the ordering of the gates at distance d. We say that the smallest gate at 
distance d is the 0th ancestor. In Fig. 1, gate (10, j) is the 3rd ancestor of gate (0, a) 
at distance 3. Note that the same gate in C, can correspond to several ancestors of 
a gate at distance d in CT(&). 
l A double-rail circuit is a bounded fan-in circuit that is given as input 
inp 1 , inp, , . . . , ;-;- ;- inp, and their complements znp,, znp,, . . . . mp, and that contains no 
NOT-gates. Note that in a double-rail circuit every gate has exactly two inputs, 
except the input gates. 
l A layered circuit is a double-rail circuit such that all gates at level i, for all odd i, are 
AND-gates and all gates at level i, for all even i, are OR-gates, and each input to 
a gate at level i is connected to an output of a gate at level i- 1. 
Lemma 2.1 (Trahan [25]). Let C = ( C1, Cz, . . . } be a VM-uniform (MRAM-unifarm) 
family of bounded fan-in circuits of size Z(n) and depth D(n) recognizing language L. 
There exists a family of VM-uniform (MRAM-uniform), boundedfan-in, layered circuits 
F={F,,F,, . ..> f o size O(Z(n)) and depth 0( D(n)) recognizing language L. 
3. Simulation of uniform circuit by RAMCop] 
In this section, we restructure a uniform, bounded fan-in circuit, then simulate the 
restructured circuit on a RAM Cop]. We first describe the simulation of a VM-uniform 
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circuit on a RAM [ 7, 11, then modify the algorithm to simulate an MRAM-uniform 
circuit on a RAM [*I. The RAM [op] operates on a circuit tree rather than the 
original circuit because the RAM [ op] can very easily run a circuit tree, once the input 
bits are properly placed. The RAM [ op] also partitions the circuit into slices of depth 
O(logZ(n)) to balance the time spent generating the circuit with the time spent 
running the circuit. 
3.1. Simulation of VM-uniform circuit by RAM[ t,L] 
Let C={C1,Cz,... } be a VM-uniform family of bounded fan-in circuits of size 
.Z( n) and depth D(n) recognizing language L. We now describe how a RAM [ T, J] can 
simulate C. 
Simulation. Fix an input length n. Circuit C, has size Z(n) and depth D(n). We 
construct a RAM [ 1, J] R that recognizes L ‘“‘in time O(D(n)+logZ(n)loglogZ(n)). 
By Lemma 2.1, there exists a VM-uniform layered circuit F, with size 0( Z( n)) and 
depth O(D(n)) that recognizes language L (“I. Machine R simulates C, via F,. For 
simplicity, let us say that F, has depth D(n) and size Z(n), and that all gates of F, are 
numbered from {0, 1, . . . . Z(n)- l}. 
Let us first outline the simulation. 
Stage 1. R generates a Z(n) x Z(n) ancestor matrix A in which each entry (g, h) 
indicates whether gate h is an input of gate g in F,. 
Stage 2. R obtains matrix AlogZcnj, the distance logZ(n) ancestor matrix. 
Stage 3. R extracts from AlogZ(,,) a description of the circuit in slices of depth 
O(log Z( n)) and their circuit trees. 
Stage 4. R runs each slice consecutively on the input. 
Stage 1: Computation of ancestor matrix, Each entry in ancestor matrix A is a bit 
vector Z(n) bits long. Entry (g, h) has a 1 in bit position 0 (1) if gate h is the left (right) 
input to gate g; otherwise, bit position 0 (1) holds 0. All other bit positions hold 0. 
R first writes all pairs (g, h), where g, he (0, 1, . . ., Z(n) - 11, concatenated in a single 
register in O(logZ(n)) time. We view a register as the concatenation of Z”(n) slots, 
each slot Z(n) bit positions long. Pair (g, h) is written in slot gZ(n) + h with the least 
significant bit of #g in the 0th bit position in the slot and the least significant bit of 
# h in the Z( n)/2th bit position in the slot. R constructs the first component of every 
pair one bit position at a time, then the second component of every pair one bit 
position at a time. 
We now describe how R builds the first component of each pair; R builds the 
second component similarly. We build the first component as a bit vector with #g in 
each of slots gZ(n),...,(g+l)Z(n)-1, for each g, O<g<Z(n)-1. Let odenote this 
bit vector. 
R first constructs a bit vector 5 in which each slot gZ( n), 0 d g < Z(n) - 1, holds # g. 
Let 4 = log Z( n). Each g is q bits long. R constructs 5 in q phases, generating one bit 
position at a time for all g. Let Si denote the bit vector where # Si equals # 5 in the ith 
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bit position of each slot, and is O’s elsewhere. Thus, <=V~~~Si. In phase i, R con- 
structs S,_i, using shifts and Boolean operations on previously constructed Sj’s. This 
takes O(q) time in phase 1 and O(1) time in every other phase. 
R next builds u from 5 by filling in the empty slots in logZ(n) phases. In this 
manner, R builds the first component of each pair in O(logZ(n)) time. 
R builds the second component of each pair similarly. R now has a register 
containing the concatenation of all pairs (g, h), 0 <g, k d Z( n) - 1. For each pair (g, k), 
R determines simultaneously whether gate k is an input to gate g. If gate k is the left 
(right) input to gate y, then R writes a 1 in the first (second) position in the slot. By 
VM-uniformity, this process takes O(logZ(n)) time. The resulting bit vector con- 
stitutes the ancestor matrix A. 
Stage 2: Computation of distance logZ(n) ancestor matrix. Pratt and Stockmeyer 
[lS] proved that given two z x z Boolean matrices A and B, a RAM [ 7, J] can 
compute their Boolean product G, defined by 
in O(log z) time. The RAM [ 1, J] performs the AND of all triples i, j, k in one step and 
the OR in O(log z) steps. Let Qd be a function, specified below, with two bit vectors as 
inputs and one bit vector as output. Given two z x z matrices A and B whose elements 
are bit vectors m bits long, let us define the function Hd(A, B) = G, where 
We prove that a RAM [T, J] can compute the matrix G = Hd( A, B) in O(log z + log m) 
time. The RAM [I, J] performs Bd on all triples i, j, k in O(log z + log m) steps and the 
OR in O(logz) steps. We prove that a RAM[f, J] can compute Qd(A(i, k),B(k,j)) in 
O(logm) time to establish this bound. In our case, m=z=Z(n). 
Suppose R has operated logd times on A. Call the resulting matrix Ad. A 1 in bit 
position i of Ad(i g) indicates that gate g is the ith ancestor of gatefat distance d. We 
want 8,(A,(J g), &(g, k)) to return a bit vector &,(J; h) with a 1 in bit position i if 
gate k is the ith ancestor of gate f at distance 2d, and 0 in bit position i otherwise. After 
loglogZ(n) operations, 4ogz(nJ 9, 1 ( k holds 1 in each bit position j if gate k is the jth 
ancestor of gate g at distance logZ(n), 0 otherwise. 
Without loss of generality, assume that m is a power of 2. Let x = 2d. Let a and p be 
integers of length x: #~=cl~-~ . ..a.~ and #p=flX_l .../31p0. We define the func- 
tion 6d( a, p) so that for each 1 in bit position a in #a and each 1 in bit position b in 
# p, in the result 1/ = 0,(x, /3), # y has a 1 in position a.2d + b. If either CI or p is 0, then 
y is 0. 
Before describing how R performs ed, we define two functions SPREAD and 
FILL that R uses to perform ed. The function SPREAD( # a, y) returns the bit vector 
# a’ = E,_ 1 0 . . Occ,_ z 0 . . OX, 0 . . Oa, in which mi+ 1 is JJ bit positions away from C(i, 
separated by O’s, for all 0 d i < x - 2. 
14 J.L. Trahan, M.C. Loui, V. Ramachandran 
Lemma 3.1. For any y, if # u is x bits long, then R can perform SPREAD ( # a, y) in 
time 0 (log x). 
Proof. R performs SPREAD in O(log x) phases of mask and shift operations. Note 
that the subscript of each bit in # SI specifies its position. In phase i, R masks away all 
bits of # a whose subscript has a 0 in the (log x- i)th position. R then shifts 
the remainder of the string and combines this with the unshifted portion by a 
Boolean OR. In O(log x) phases, each taking a constant amount of time, R performs 
SPREAD( #a, y). q 
Let a”=SPREAD( # a,~). The function FILL(a”,y) returns the value CC~, 
where #,f=ax~lx,_l...a,_,a,_,...alal...a,aoao...cxo, in which positions 
iy,...,(i+l)y-1havevaluecci.Assumethatyisapowerof2.(Note:Onemaythinkof 
CI’ as CI spread out and c!f as CP filled in.) 
Lemma 3.2. R can perform FILL(a”, y) in time O(logy). 
Proof. R performs FILL (CC’, y) in O(log y) phases of shift and OR operations. Each 
phase takes constant time, so R performs FILL@“, y)=cx’ in O(log y) time. 0 
Now we describe how a RAM [T, J] R computes e,( CI, /?) in O(log x) = O(log m) 
steps. R first computes as= SPREAD ( # CI, 2d) in O(log x) time. Each 1 in position i in 
# SI produces a 1 in position i.2d of #LX’. R concatenates x = 2d copies, each m bits 
long, of #a” in O(logx) time. Let squid denote the value of this concatenation. R 
then computes p’= FILL(SPREAD( #p, ) ) m ,m in O(logx) time, then performs 
squidtsquid A flf, which blocks out each copy of #G? in #squid that corresponds to 
a0in #@. 
Next for each nonzero bit /?j of # /3, R shifts the jth copy of #as to the left by j bits in 
O(logx) phases of mask and shift operations. In phase i, R masks away all copies of 
# CP corresponding to nonzero bits pj for which the (log x - i)th position of #j is 0, then 
shifts the remainder of the vector, and combines this with the unshifted portion by 
an OR. 
Let a block of size m of #y=yX...yO be a string of bits Y~j+l)m_1 ...yjm. Finally, 
R ORs together all blocks of size m in O(logm) steps. (Formerly, each block of size 
m was a copy of # r”; now some have been shifted.) The resulting bit vector is ed(&!, p). 
R has computed Qd(ti, p) in O(log m) steps. 
To compute 6,( A(i, k), B(k, j)) in O(log z +log m) time when the matrices A and 
B are given as bit vectors, simply allow enough space between elements in the bit 
vectors A and B so that operations on adjacent pairs do not interfere with each other. 
We can generate all masks and perform all operations in O(log z + log m) time. 
Given the Z(n) x Z(n) ancestor matrix Al = A with entries Z(n) bits long, R 
computes A2=H1(A1,A1), then A,j=Hj(Aj,Aj), for each j=1,2,4,...,logZ(n)-1. 
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Let G=AlogZcnJ. Each Hd operation takes time O(log Z(n)) to compute, and 
R executes Hd for log log Z(n) values of d. Hence, R computes G in 
O(log Z(n) log log Z(n)) time. 
Stage 3: Extraction of slices and circuit trees. We partition F, into D(n)/logZ(n) 
slices of depth log Z(n) each. Let v = D(n)/log Z(n). The jth slice comprises levels 
jlogZ(n),...,(j+l)logZ(n)-1, for O<j<v-1. Let C(j) denote the jth slice. 
R extracts circuit tree descriptions of each slice from matrix G, starting with 
C(v- 1). To extract CT(C(i)), R isolates the portion of matrix G that describes the 
circuit trees for each output from slice C(i). We call this matrix a slice matrix. Let S(i) 
denote the slice matrix for C(i). For each gate g at the output of C(i), S(i) specifies 
each ancestor of gate g at the top of C(i). 
Matrix G is stored in a single register in row major order. We view the contents of 
this register both as a matrix of discrete elements and as a single bit string. We call the 
portion of a matrix comprising one row a box. We call the portion of a box containing 
one element of a row a slot. 
We introduce a simple procedure COLLAPSE, which R uses to extract information 
from matrix G. Procedure COLLAPSE(n, z) takes as input the value CI, where 
#c(=cx,2_1 ...arcr., and returns the value /?, where #p=/122_1 . ..filpO. and bits 
ljkz=V3=C+%zfj> for 0 <k < z - 1, and /3, = 0 if i # kz. R can perform COLLAPSE (a, z) 
in O(log z) time by shifting and ORing, then masking away all bits $i for i # kz. 
Let out denote the name of the output gate of F,. Nonzero entries in row out of 
G correspond to the ancestors of gate out at distance log Z(n); that is, the gates at the 
boundary between C( v - 1) and C( v - 2). To extract CT( C(v - l)), R masks away all 
but row out of G. Let S(v- 1) denote this value. 
In general, assume that we have S(i+ l), and we want to extract S(i) from G. 
First, R computes the OR of all boxes of S( i+ 1). Let q(i) denote this value. R com- 
putes a(i)=COLLAPSE(q(i),Z(n)) in O(logZ(n)) time. Bit jZ2(n)+kZ(n), O,<j, 
k<Z(n)-1,of #~(i)isO(1)ifslotkofboxjofS(i+1)containsallO’s(atleastone1). 
Let q,(i) denote bit b of # cc(i). We use cc(i) to select the rows of G that correspond to 
nonzero slots of S(i+ 1). Next, R computes a(i)=SPREAD (#a(i),Z(n)) in 
O(log Z(n)) steps. This leaves bit &Z@) (i) at position kZ2( n) of # a(i); that is, it aligns 
the bit of #a(i) indicating whether or not slot m contains a 1 with box m of G. Now, 
R computes 4(i) = FZLL(o( i), Z2(n)), and #4(i) has l’s in the boxes of G that 
correspond to ancestors of out at distance log Z( n). 
R computes S( i)+-4( i) A G. Thus, the boxes of G that correspond to slots of S( i + 1) 
that contain all O’s are masked away in S(i). Each nonzero slot of S( i) indicates a gate 
at the top boundary of C(i). The extraction of S(i) from G, given S(i+ l), takes 
O(log Z(n)) time. Therefore, R extracts all D(n)/log Z(n) slice matrices in O(D(n)) 
time. 
Stage 4: Running the slices on the input. At this point, for 06 id v- 1, R has 
computed S(i). Each S(i) contains a description of CT(z(i)). (Note: CT(C(i)) is 
a collection of circuit trees, one for each output of C(i).) In Stage 4, R runs each 
CT(C(i)) in sequence. R begins by manipulating the input o to be in the form 
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necessary to run on CT(C(0)) by SPREAD (#o,Z(n)). The input o to F, is 2n bits 
long (n input bits and their complements). 
We describe how R runs the circuit by slices. We must take the output $(i) from 
C(i) and convert it into the form needed for the input to CT(.X(1’+ 1)). We let o(i) 
denote this input. 
Let us define a function COMPRESS, the inverse of SPREAD. The function 
COMPRESS(b,y), where #fi=pXYP1 . . . /3rp0, returns the value u, where 
#c(=&~~,,&-~)~ . . . fly/&, in O(logx) time. 
In general, we have S(i) and $(i- l), and we want to compute $(i). The out- 
put $( i - 1) from a slice C( i- 1) is in the form of isolated bits, one for each 
box corresponding to an output from C(i- 1). R computes ,u( i- l)= COM- 
PRESS($(i- l),Z(n)), then builds $‘(i- l)=FILL(p(i- l), Z(n)) in O(logZ(n)) 
time. The result p( i - 1) has Z(n) output bits from $( i - 1). These are Z(n) bits apart, 
one per slot in a single box. Now R concatenates Z(n) copies of $‘(i- 1); call this 
$“( i- 1). Each element is Z2(n) bits long, the length of a box. R computes 
S(i)‘=S(i) A Ic/“(i- 1); hence, #S(i)’ has a 1 in position jZ2(n)+kZ(n)+l if gatej is 
at the bottom of C(i), gate k is the Ith ancestor ofj at the top of C(i), and the input to 
gate k is a 1. R ORs all slots in each box together in O(logZ(n)) steps, producing bit 
vector o(i). By our construction, w(i) is the input to CT( C(i)). Recall that CT(C(1)) 
consists of alternating layers of AND and OR gates. We run CT( C( i)) on input o(i) in 
O(logZ(n)) steps by shifting, then ANDing and ORing. 
It takes time O(logZ(n)) to manipulate the output from one slice into the form 
needed for the input to the next slice and time O(logZ(n)) to run a slice. Since there 
are D(n)/logZ(n) slices, its takes time O(D(n)) to run a circuit on the input, given the 
distance log Z( n) ancestor matrix G. 
Theorem 3.3. Let C = { Cl, C1, . } be a family of VM-unijorm, bounded fan-in circuits 
of size Z(n) and depth D(n) recognizing language L. There exists a RAM[ T, J] R that 
recognizes L in time O(D(n)+logZ(n)loglogZ(n)). 
Proof. We construct R by the method described above. For fixed n, R simulates C, via 
F, in O(log Z(n) log log Z(n)) time to create matrix G, then 0( D( n)) time to run F, on 
input w, given G. Thus, the overall time is 0( D( n) + log Z( n) log log Z( n)) steps. 0 
3.2. Simulation of A&RAM-uniform circuit by RAM [ *] 
In this section, we adapt the simulation of a VM-uniform circuit by a RAM [ 7, J] to 
the case of a simulation of an MRAM-uniform circuit by a RAM [ *]. 
Theorem 3.4 Let MC={MC,,MCz,... } be a family of MRAM-uniform, bounded 
fan-in circuits of size Z(n) and depth D(n) recognizing language L. There exists 
a RAM[*] R that recognizes L in time O(D(n)+logZ(n)loglogZ(n)). 
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Proof. Without loss of generality, assume that R has two memories: meml and mem,. 
R performs the simulation described in Section 3.1, using a precomputed table of 
shift values in memz. To perform a left shift, such as temp’ctemprj, R performs 
temp’ttemp.2j. To perform a right shift by j bits, R shifts all other values in meml left 
by j bits, then notes that the rightmost j bits of all registers are to be ignored [12]. This 
takes constant time because, by reusing registers, R uses only a constant number of 
registers in meml. In O(logZ(n)) time, R computes the values 2’(“) and 2Z2(n), since 
Z(n) and Z’(n) are the basic shift distances. In the course of the computation, 
R performs shifts by Z(n).2’, 06 i<logZ(n), for each value of i. R computes the 
necessary shift value on each iteration from the previous value. 
Thus, the simulation by R takes the same amount of time as the simulation 
described in Section 3.1: O(D(n)+logZ(n)loglogZ(n)). 0 
4. Multiplication 
In this section, we simulate a time-bounded PRAM [ $1 by four different models of 
computation: basic PRAM, bounded fan-in circuit, Turing machine, and RAM[*]. 
We establish that polynomial time on a PRAM[ *], RAM[*], or a PRAM, poly- 
nomial depth on a bounded fan-in circuit, and polynomial space on a TM are all 
equivalent. 
4.1. Simulation of PRAM[*] by PRAM 
Let R be a PRAM [*] operating in time T(n) on inputs of length n and using 
at most P(n) processors. Let R’ be a PRAM[s] that uses only short addresses 
and simulates R according to the Associative Memory Lemma. Thus, R’ uses 
O(P’(n)T(n)) processors, 0( T(n)) time, and only addresses in 0, 1, . . . . O(P(n)T(n)). 
Each processor of R’ uses only 4 registers, where CJ is a constant. 
We construct a PRAM Z that simulates R via R’ in 0( T2(n)/log T(n)) time, using 
O(P”(n)F(n)n 4 2 ‘tn) log T(n)) processors. We view Z as having 4 +4 separate 
shared memories : memo, , memq + 3. Our view facilitates description of the algorithm 
to follow. The idea of the proof is that Z stores the cell contents of R’ with one bit per 
cell and acts as an unbounded fan-in circuit to manipulate the bits. 
Initialization. Z partitions memq into 0( P( n) T(n)) sections of n2 rCn) cells each. Let 
S(i) denote the ith section. A section is sufficiently long to hold any number generated 
in T(n) steps by R’, one bit per cell, in n2 ‘cnJ-bit two’s complement representation. 
Section S(i) contains con(i) of R’ with one bit of con(i) in each of the first len(con(i)) 
cells of the section. R’ writes the more significant bits in cells with larger addresses. 
Z partitions each of memo, . . ..memqeI into O(P’(n)T(n)) blocks of 
n2T(nJ T(n) log T(n) sections each. Let Bi(m) denote the mth block of memi. A block is 
large enough to implement the multiplication algorithm of Schijnhage and Strassen 
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[20]. The first section of Bi(m) contains rcon,(i) of R’ with one bit of rcon,(i) in each 
of the first len(rcon,(i)) cells of the section. 
Z activates 0( P 2(n) T(n)) primary processors, one for each processor of R’, in time 
O(log P(n) T(n)). Z must quickly access individual cells in each block, so each 
primary processor activates O(n 4 ’ ‘01) T(n) log T(n)) secondary processors in 
0( r(n)) time. For primary processor P,, secondary processor Pj, jE{ m, . .., 
m + n2 T(n) - l}, assigns itself to the ( j - m)th cell of the first section of a block. These 
processors handle comparisons. 
Z next spreads the input integer over the first n cells of S(0) of mem,, that is, Z places 
the jth bit of the input word in the jth cell of S(0). This process takes constant time for 
processors PO, . . . , P, _ 1, each performing the BIT instruction indexed by their proces- 
sor number. (Note that without the r(k)+-BIT(r(i)) instruction, where rcon,(i)=j, 
this process would take time O(n). If T(n) = o(n), then O(n) time is unacceptably high.) 
Simulation. We are now prepared to describe the simulation by Z of a general step 
of R’. Consider a processor P, of R’ and the corresponding primary processor P, of Z. 
The actions of P, and its secondary processors depend on the instruction executed by 
P, of R’. P, notifies its secondary processors of the instruction. The following cases 
arise. 
r(i)tr( j)+r(k): Chandra et al. [3] gave an unbounded fan-in circuit of size 
O(x(log* x)“) and constant depth for adding two integers of length x. Stockmeyer 
and Vishkin [24] proved that an unbounded fan-in circuit of depth D(n) and size S(n) 
can be simulated by a CRCW PRAM in time O(I)(n)) with O(n+S(n)) processors. 
By the combination of these two results, the secondary processors perform addition in 
constant time with their concurrent write ability. This addition requires 
0(n2T’“1(log*(n2T’“‘))2) processors. 
r(i)tr( j) A r(k): The secondary processors perform a Boolean AND in one step. 
Other Boolean operations are performed analogously. 
r(i)tr( j)-r(k): The secondary processors add rcon,( j) and the two’s comp- 
lement of rcon,(k). This takes constant time. 
Comparisons (CJUMP r(i) > r( j), label): For 1 <k < n2T(“), the secondary proces- 
sor of the first section that normally handles the kth cell of the section handles the 
( n2T(“) - k + 1) th cell. Thus, the lowest-numbered processor reads the most significant 
bit. Each secondary processor allocated to the first section compares corresponding 
bits of B,(g) and Bj(g), then writes the outcome of the comparison only if the bits 
differ. By the CRCW priority rule, after the secondary processors write concurrently, 
the value written corresponds to the most significant bits at which the operands differ. 
Thus, the outcome of rcon,( i) > rcon,( j) is determined by employing the concurrent 
write rules of the PRAM. Other comparisons are performed analogously and all 
comparisons can be simulated in constant time. 
r(i)tr( j) * r(k): We use the following lemma. 
Lemma 4.1. A logspace-uniform, unbounded fun-in circuit of depth O(log y/loglog y) 
and size 0(y2 log yloglog y) can compute the product of two operands of length y. 
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Proof. For inputs of length y, Schtjnhage and Strassen [20] gave a multiplication 
algorithm that may be implemented as a logspace-uniform bounded fan-in circuit 
with depth O(log y) and size O(ylog y log logy). Chandra et al. [4] proved that for 
any E > 0, a bounded fan-in circuit of depth D(y) and size S(y) can be simulated by an 
unbounded fan-in circuit of depth O(D(y)/s log log y) and size 0(2@sJ’)‘+S(y)). If the 
bounded fan-in circuit is logspace-uniform, then the unbounded fan-in circuit is also 
logspace-uniform. Setting E= 1, we establish the lemma. 0 
R’ can generate numbers of length up to n2 ‘@). By Lemma 4.1 (setting y = n2 ‘(“)) 
and Stockmeyer and Vishkin’s [24] simulation of an unbounded fan-in circuit by 
a PRAM, a CRCW PRAM can simulate a bounded fan-in circuit performing multipli- 
cation in time 0( r(n)/log T(n)) with O(n ’ 4 ‘01) T(n) log T(n)) processors. 
Indirect addressing: Let us now describe a procedure SQUASH. A primary proces- 
sor and its secondary processors perform a SQUASH on a set of s cells by placing in 
a single cell the integer whose two’s complement representation is stored 
in the set of cells with one bit per cell. The processors execute SQUASH in O(logs) 
time. By the Associative Memory Lemma, R’ accesses only addresses of length 
O(log P(n) T(n)). If P, wishes to perform an indirect read from c( y( i)), then P, and its 
associated processors perform a SQUASH on Bi(g) in time O(log log P(n) T(n)). 
If processors Pf and P, of R’ simultaneously attempt to write c(j), then the 
corresponding processors PI and P, of Z simultaneously attempt to write S(j) of 
mem,. If f< g, then 1< m, and all secondary processors of P1 are numbered less than all 
secondary processors of P,. Thus, in R’, P, succeeds in its write, and in Z, P, and its 
secondary processors succeed in their writes. 
Theorem 4.2. For all T(n) 3 log n, 
PRAM[+]-TIME( r(n)) E PRAM-TIME( T*(n)/log T(n)). 
Proof. According to the above discussion, Z simulates R via R’. Initialization takes 
O(log( P(n) T(n)) + T(n) + log n) = 0( T(n)) time. Z performs indirect addressing in 
O(log T(n)) time, multiplication in 0( r(n)/log T(n)) time, and all other operations 
in constant time. Thus, Z uses time 0( T(n)/log T(n)) to simulate each step of R’. 
Z uses O(P*(n)T(n)) primary processors, each with 0(n24T(“‘T(n)log T(n)) se- 
condary processors. Hence, Z simulates R in 0( T2 (n)/log T(n)) time, using 
0(P2(n)T2(n)n24T(“)log T(n)) processors. 0 
If T(n) = O(log n), then P(n) is a polynomial in n, and Z simulates R in time 
O(log2 n/log log n) with polynomially many processors. Thus, an algorithm running 
in time O(log n) on a PRAM [ *] is in NC*. If T(n) = O(logk n), then Z simulates R in 
time O(log2k nl(2kloglog n)) with 0(n2+410gk-‘n. logZk n log log n) processors. So, our 
simulation does not show that an algorithm running in time O(logkn), k> 1, on 
a PRAM [*] is in NC because of the superpolynomial processor count. An interesting 
open problem is to show either that PRAM [ *I-POLYLOGTIME = NC by reducing 
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the processor count to a polynomial or that NC is strictly included in PRAM [ *I- 
POLYLOGTIME by proving that the simulation requires a superpolynomial num- 
ber of processors. 
4.2. Simulations of PRAM [ *] by circuits and Turing machine 
We now describe simulations of a PRAM [*I by a logspace-uniform family of 
unbounded fan-in circuits, a logspace-uniform family of bounded fan-in circuits, and 
a Turing machine. 
Lemma 4.3 (Stockmeyer and Vishkin [24]). Let Z be a PRAM with time bound T(n), 
processor bound P(n), and word-length bound L(n). There is an unbounded fan-in circuit 
C, that simulates Z in depth O(T(n)) and size O(P(n)T(n)L(n)(L*(n)+P(n)T(n))). 
Note: Minor changes are necessary in the simulation of Stockmeyer and Vishkin to 
account for differences between their PRAM definition and ours, but these cause no 
change in the overall depth or size of the simulating circuit. Stockmeyer and Vishkin 
presented the simulation of a nonuniform PRAM by a nonuniform family of circuits. 
For our PRAM definition, in which all processors share a constant size program, the 
simulating circuit is logspace-uniform. 
Lemma 4.4. For each n and T(n)>,log n, every language recognized by a PRAM [*] 
R in time T (n) with P(n) processors can be recognized by a logspace-unijorm, unbounded 
fan-incircuit UC,ofdeptkO( T2(n)/logT(n))andsizeO(nT2(n)32T(”)(n2+T2(n))). 
Proof. The depth bound follows from Theorem 4.2 and Lemma 4.3. We now establish 
the size bound. Let R’ be the PRAM[ *] described in Theorem 4.2 that simulates 
R according to the Associative Memory Lemma, using O(T(n)) time with 
0( P 2(n) T(n)) processors and word length 0( n2 T(n)). Fix an input length n. Let UC, 
be a logspace-uniform, unbounded fan-in circuit that simulates R’ by the construction 
given by Stockmeyer and Vishkin [24] (Lemma 4.3), with one modification. For each 
time step of R’, we add to UC, a block of depth 0( T(n)/log T(n)) and 
size 0 ( n2 4 T(n) T(n) log T(n)) that handles multiplication (Lemma 4.1). Thus, 
UC,, has depth O(T’(n)/log T(n)) and size 0(P(n)T(n)[L(n)(L2(n)+P(n)T(n))+ 
n24’@)T(n)logT(n)])=O(nT2(n) 32T(“‘(n2+T2(n))), since P(n)<2r’“‘. 0 
Lemma 4.5. For each n and T(n) 3 log n, every language recognized by a PRAM [ *] 
R in time T(n) with P(n) processors can be recognized by a logspace-un$orm, bounded 
fan-in circuit BC, of depth 0( T2(n)) and size O(nT’(n) 32T(“) (n2 + T2(n))). 
Proof. Fix an input length n. Let UC,, be the unbounded fan-in circuit described 
in Lemma 4.4 that simulates R. Except for the circuit blocks implementing 
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multiplication, the portions of the circuit that simulate a single time step 
of R’ have constant depth and fan-in at most max (O(M2 T(n)), 
0(P”(n)~2(n))}=O(T2(n)4T’“‘). Hence, these parts of the circuit can be imple- 
mented as a logspace-uniform, bounded fan-in circuit of depth 0( T(n)). The multipli- 
cation blocks may be implemented as logspace-uniform, bounded fan-in circuits of 
depth 0( T(n)) (Lemma 4.1). Let BC, be this bounded fan-in implementation of UC,. 
Since P( n)<2 ‘@), BC, simulates each step of R’ in depth 0( T(n)); hence, BC, 
simulates R via R’ in depth O(T2(n)) and size 0(nr2,(n) 32T’“’ (nZ+T2(n))). q 
Theorem 4.6 For all T(n)>logn, PRAM[*]-TIME(T(n)) G DSPACE(T2(n)). 
Proof. Theorem 4.6 follows from Lemma 4.5 and Borodin’s [2] result that a logspace- 
uniform, bounded fan-in circuit of depth o(n) can be simulated in space O(o(n)) on 
a Turing machine when D(n)=n(logn). 0 
4.3. Simulation of PRAM [ *] by RAM [*I 
In this section, we simulate a PRAM[*] by an MRAM-uniform, bounded fan-in 
circuit family, then simulate this circuit family by a RAM [ *]. We also simulate a basic 
PRAM by a RAM[*]. 
Let C = ( C1, C2, . . } be the family of unbounded fan-in circuits described in Lemma 
4.3 that simulates a PRAM that runs in time T(n) with P(n) processors. We construct 
a family of bounded fan-in circuits BC’ = { BC; , BC;, . . . } from C. The fan-in of any 
gate in C, is at most max(O(l(n)),O(P(n)T(n))}=max{O(n+T(n)), 
O(P(n)T(n))). We replace each gate with fan-inf in C, by a tree of gates of depth 
logf in BC,. The depth of BCL is 0( T(n)(log P (n) T(n))), and the size is 
0(P(n)T(n)L(n)(L2(n)+P(n)T(n))), the same size as C,. 
Lemma 4.7. BC’ is MRAM-uniform. 
Proof. We first establish that the unbounded fan-in circuit C is MRAM-uniform, then 
establish that the bounded fan-in circuit BC’ is MRAM-uniform. 
Fix a PRAM Y and an input size n. The simulating circuit C, comprises T(n) 
identical time slices. Each time slice corresponds to a time step of Y. Each time slice 
comprises P(n) cartons of gates, one for each processor, and a block of gates, 
[Update-Common], handling updates to common memory. Each carton comprises 
13 blocks of gates handling various functions as indicated by their names: [Compute- 
Operands], [Add], [Sub], [Local-Read], [Common-Read], [=-Compare], [ < - 
Compare], [Compute-Address-of-Result], [Select-Result], [Update-Instruction- 
Counter], [Local-Change?], [Common-Change?], and [Update-w-Bits-of-Local- 
Triples]. The size of each time slice of C, is 0(P(n)L(n)(L2(n)+P(n)T(n))), where 
L(n) is the word size of Y, and the total size of C, is T(n) times this amount. 
The general form of a gate name is specified in Fig. 2. 
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time step processor block gate name within block 
number number 
4 b 
Fig. 2. Gate name in C.. 
Let Z(n) denote the size of C,. It is clear from the description of the blocks given by 
Stockmeyer and Vishkin that each block is MRAM-uniform and that the interconnec- 
tions between blocks are easily computed. Thus, to prove that C is MRAM-uniform, 
we sketch how a RAM [*] R can test the connectivity of all pairs of gates in 
O(log Z(n)) time. 
Let g denote a gate name. Let slot A denote the portion of #g specifying the time 
step. Let slot B denote the portion of # g specifying the processor number. Let slot 
C denote the portion of #g specifying the block number. Let slot D denote the portion 
of #g specifying the gate name within the block. Let sconi(g) denote the contents of 
slot i of #g. 
The input I is the concatenation of all pairs (g, h), where g, h~{0, 1, . . ., Z(n)‘(l)}. To 
test connectivity, R compares corresponding slots of #g and # h for all pairs (g, h) 
simultaneously. R separates the pairs for which the comparison is true from the pairs 
for which the comparison is false by building an appropriate mask in time 
O(logZ(n)). Thus, C is MRAM-uniform. 
A gate name in BCI, is the concatenation of the unbounded fan-in gate name in C, 
and the name of the gate within the bounded fan-in tree that replaces the unbounded 
fan-in gate (Fig. 3). 
We prove MRAM-uniformity by the same method as above, with modifications to 
test slot E, the portion of the gate name giving the gate name within the tree of depth 
logf: By this algorithm, we see that the family BC’ of bounded fan-in circuits is 
MRAM-uniform since C is MRAM-uniform. 0 
Theorem 4.8. For all T(n) >,log n, every language recognized with P(n) processors in 
time T(n) by a PRAM can be recognized by a RAM [*I in time O(T(n)logP(n)T(n)). 
Proof. By Lemma 4.7, BC’, the family of bounded fan-in circuits that simulates 
a PRAM, is MRAM-uniform. By Theorem 3.4, a RAM [ ;k] can simulate BC’ in time 
O(T(n)logP(n)T(n)). 0 
I I I 
gate name in C, gate name in tree 
of depth log f 
Fig. 3. Gate name in EC;. 
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Let BC denote the family of bounded fan-in circuits described in Lemma 4.5 that 
simulates a PRAM[*] in depth O(T’(n)) and size O(nT’(n) 32T’“)(n’~T2(n))). 
We construct a family of bounded fan-in circuits MC from BC. Fix an input 
size n. The circuit MC, is exactly the same as the circuit BC, except that MC,, uses 
a different multiplication block for reasons of MRAM-uniformity. Insert bounded 
fan-in circuits performing carry-save multiplication in MC,,. Each block has 
depth O(T(n)) and size O(n24T’“‘). Th us, MC, has depth O(T2(n)) and size 
0(nT2(n)32T’“‘(n2+T2(n))). 
Lemma 4.9. For each n, every language recognized by a PRAM [ *] R in time T(n) with 
P(n) processors can be recognized by bounded fan-in, MRAM-uniform circuit MC,, of 
depth 0(T2(n)) and size 0(nT2(n)32T(“) (n2+T2(n))). 
Proof. The proof of the PRAM [ *] simulation is similar to that given for Lemma 4.5. 
By an argument similar to the proof of Lemma 4.7, MC is MRAM-uniform. 0 
Theorem 4.10. For all T(n)3 log n, 
PRAM[*]-TIME(T(n))sRAM[*]-TIME(T’(n)). 
Proof. By Lemma 4.9, a PRAM [*] running in time T(n) with P(n) processors can be 
simulated by a bounded fan-in, MRAM-uniform circuit MC, of depth 0( T 2 (n)) and 
sizeO(nT2(n)32T(“J(n2+T2(n))). ByTheorem3.4,aRAM[*]cansimulate MC,in 
time 0( T2(n)). 0 
Combining Theorem 4.8 with the simulation of a PRAM[*] by a basic PRAM, 
PRAM[*]-TIME( T(n)) E PRAM-TIME( T2(n)/log T(n)), 
yields 
PRAM[*]-TIME(T(n))GRAM[*]-TIME(T3(n)/logT(n)). 
The simulation of Theorem 4.10 is more efficient. 
5. Division 
In this section, we study the division instruction. We are interested in the division 
instruction for two reasons. First, division is a natural arithmetic operation. Second, 
Simon [23] has shown that a RAM with division and left shift (r) can be very 
powerful. He proved that RAM [T, t]-PTIME=ER, where ER is the class of lan- 
guages accepted in time 
by Turing machines. Simon proved ER E RAM [ T, t ]-PTIME by building very long 
integers with the left-shift operation and then manipulating them as both integers and 
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binary strings. Division is used to generate a complex set of strings representing all 
possible TM configurations. (Note that right shift cannot replace division in building 
these strings.) At first glance, this is a surprising result: for a RAM with left shift and 
right shift (I), we already know that RAM[ 7, J]-PTIME = PSPACE [22]. The 
division instruction is used to generate a much more complex set of strings than 
a PRAM [ r, I] can generate. 
We consider the power of division paired with multiplication rather than with left 
shift, as well as the power of only division with our basic instruction set. From 
Hartmanis and Simon [ 121, we also know that RAM [ *, +I-PTIME = PSPACE. 
In the following, let MD be a PRAM [ *, +] that uses T(n) time and P(n) 
processors. Let MD’ be a PRAM [ *, t] that uses only short addresses and simulates 
MD according to the Associative Memory Lemma. Thus, MD’ uses 0( P2 (II ) T( n)) 
processors, 0( T(n)) time, and only addresses in 0, 1, . . . , 0( P (n) T(n)). 
5.1. Simulation of PRAM[+, +] and PRAM[ +] by PRAM 
We begin by describing the simulation of a PRAM [ *, +] by a PRAM. The idea of 
the proof is that we modify the simulation of a PRAM [ *] by a PRAM (Section 4.1). 
Because this simulation depends on the relationship between circuits and PRAMS, we 
are interested in the Boolean circuit complexity of division. Beame et al. [l] developed 
a circuit for dividing two n-bit numbers in depth O(logn). This circuit, however, is 
polynomial-time uniform, and we need the stronger condition of logspace-uniformity. 
Reif [17] devised a logspace-uniform, depth O(log n log log n) division circuit, and 
Shankar and Ramachandran [21] improved the size bound of this circuit. 
Lemma 5.1 (Shankar and Ramachandran [21]). A PRAM can compute the quotient of 
two x-bit operands in time O(logx) with 0(( 1/64)x1+d) processors,for any 6>0. 
Simulation. We construct at PRAM Z that simulates MD via MD’ in time 
0( T2( n)). We modify the simulation of a PRAM [ *] by a PRAM (Section 4.1) to deal 
with division instructions. By Lemma 5.1 with x =n2T(“) and I!?= 1, Z can perform 
a division in time 0( T(n)) with the available secondary processors. 
Theorem 5.2. For all T(n) > log n, PRAM [ *, t]-TIME( T(n)) c PRAM-TIME( T’(n)). 
Proof. By the simulation above, Z simulates each step of MD’ in time 0( T(n)) with 
0(P2(n) T2(n) n24T(“) log T(n)) processors. MD’ runs for 0( T(n)) steps, so 2 can 
simulate MD via MD’ in O(T’(n)) steps. 0 
We now present the simulation of a PRAM[t] by a PRAM. Let D be a 
PRAM [ +] that uses r(n) time and P(n) processors. We construct a PRAM Z that 
simulates D in time 0( T(n) log(n + T(n))). Z acts as a circuit to simulate the 
computation of D. 
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Simulation. We modify the simulation of a PRAM[*] by a PRAM from 
Section 4.1. In T(n) steps, a PRAM [ *] can build integers of length n2T(“), whereas a 
PRAM[ t] can build only integers of length O(n + T(n)). As a result, 2 partitions the 
memory into blocks containing only O(n + T(n)) cells each. 2 activates P(n) primary 
processors, each with 0((1/d4)(n+ T(n))“‘) secondary processors. The simulation 
proceeds along the same lines as in Section 4.1 except for division instructions. By 
Lemma 5.1, 2 can perform a division in time O(log(n+ T(n))). 
Theorem 5.3. For all T(n) 3 log n, 
PRAM[+]-TIME(T(n))cPRAM-TIME(T(n)log(n+T(n))). 
Proof. By the simulation above, 2 simulates D in time 0( T(n)log(n+ T(n))) with 
0((P(n)/64)(n+T(n))‘+6) processors. 0 
5.2. Simulation of PRAM [ *, +] and PRAM [ t] by circuits and Turing machine 
Next, we consider the simulation of a PRAM[*, t] by circuits and a Turing 
machine. We construct a TM M that simulates MD via MD’ in T’(n)log T(n) space 
by modifying the simulation of a PRAM [ $1 by a TM (Section 4.2). 
We need the following lemmas. 
Lemma 5.4 (Shankar and Ramachandran [21]). A logspace-uniform, bounded fun-in 
circuit can compute the quotient of two x-bit operands in depth O(logx loglogx) and 
size O((1/d4) x’+“),for any 6>0. 
Lemma 5.5. For each n, every language recognized by a PRAM[*, t] MD in time 
T(n) can be recognized by a logspace-uniform bounded fan-in circuit DC,, of depth 
O(T’(n)log T(n)). 
Proof. Fix an input length n. Let BC, be the logspace-uniform, bounded fan-in circuit 
described in Lemma 4.5 that simulates a PRAM [ *]. Let DC, be BC, with additional 
circuit blocks for division. To handle division instructions with operands of length at 
most x =n2T’“‘, we used the logspace-uniform O(logxloglogx) depth bounded 
fan-in division circuit specified in Lemma 5.4. Circuit DC,, is at most at constant factor 
larger in size than BC,. Hence, DC, uses depth 0( T( n) log T(n)) to simulate each step 
of MD. 0 
Lemma 5.6. A logspace-uni$orm, unbounded fan-in circuit can compute the quotient of 
two x-bit operands in depth O(logx) and size 0((1/d4) x2+“), for any 6>0. 
Proof. Lemma 5.6 follows from Lemma 5.4 by the transformation due to Chandra et 
al. [4] from a bounded fan-in circuit to an unbounded fan-in circuit. The transforma- 
tion preserves logspace-uniformity. 0 
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Lemma 5.7. For each n, every language recognized by a PRAM[ *,+I MD in time 
T(n) with P(n) processors can be recognized by a logspace-unzform unbounded fan-in 
circuit UD, ofdepth O(T’(n)) and size 0(nT2(n)32T’“‘(n2+T2(n))). 
Proof. Fix an input size n. Let UD be the logspace-uniform circuit UC,, of Lemma 4.4 
with additional circuit blocks for division, using the circuits described in Lemma 5.6. 
For operands of size at most x=n2 T(n) the depth of each division block becomes ,
0( T(n)). Overall, the depth of UD, is 0( T2(n)), and the size is the same as that 
of UC,. n 
Theorem 5.8. For all T(n)>log n, 
PRAM[*,t]-TIME( T(n)) c DSPACE( T2(n)log T(n)). 
Proof. Theorem 5.8 follows from Lemma 5.5 and Borodin’s result [2] that a bounded 
fan-in circuit of depth D(n) can be simulated in space O(D( n)) on a Turing 
machine. 0 
Through Theorem 5.8 and the simulation of DSPACE(T(n)) in PRAM- 
TIME( T(n)) [9], we can obtain an 0( T2(n)log T(n)) time simulation of 
a PRAM [ *, +] by a PRAM. The direct simulation of Theorem 5.2 is more efficient. 
Through Theorem 5.2 and the simulation of PRAM-TIME(T(n)) in 
DSPACE( T2(n)) [9], we obtain an 0( T4(n)) space simulation of a PRAM[*, +] by 
a TM. The simulation of Theorem 5.8 is more efficient. 
Let PC = {PCl, PC,, . . } be the family of bounded fan-in circuits that simulates 
the family C of unbounded fan-in circuits described in Lemma 4.3 (from [24]). For 
a fixed input size n, the depth of PC, is 0( T(n)log P(n) T(n)) and the size is 
0(J’(n)T(n)Un)(L2(n)+P(n)T(n))). 
Theorem 5.9. For each n, every languuge recognized by a PRAM[ t] D in time T(n) 
with P(n) processors can be recognized by a logspace-uniform, bounded fun-in circuit 
DB, of depth O(T(n)logP(n)+ T(n)log(n+ T(n))loglog(n+ T(n))). 
Proof. Fix an input length n. Let PC,, be the bounded fan-in circuit described above 
that simulates a PRAM. Let DB, be PC, with additional circuit blocks for division. 
To handle division instructions with operands of length at most x=n+ T(n), we 
use the log-space uniform, O(log x log log x) depth, bounded fan-in division circuit 
specified in Lemma 5.4. Circuit DB, is at most a constant factor larger in size than 
PC,,. Hence, DB, uses depth O(log P(n)tlog(n+ T(n))loglog(n+ T(n))) to simulate 
each step of D. q 
Lemma 5.10. An off-line Turing machine can compute the quotient of two n-bit operands 
in O(log n log log n) space. 
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Proof. Borodin [2] proved that an off-line TM can simulate a logspace- 
uniform circuit with bounded fan-in and depth D(n) in space O(o(n)). Combined 
with the logspace-uniform O(log n log log n) depth division circuit of Shankar and 
Ramachandran [21], we have the lemma. 0 
Theorem 5.11. For all T(n)>log n, PRAM[t]-TIME(T(n)) c DSPACE( T’(n)). 
Proof. Fortune and Wyllie [9] simulated each PRAM running in time T(n) by a TM 
running in space 0( T2(n)). They used recursive procedures of depth 0( T(n)) using 
space 0( T( n)) at each level of recursion. If we augment the simulated PRAM with 
division, then by Lemma 5.10, an additional O(log( y1+ T(n)) log log( n + T(n))) space 
is needed at each level, so 0( T(n)) space at each level still suffices. Hence, with linear 
space compression, a TM with space T2(n) can simulate a PRAM[ +] running in 
time T(n). 0 
5.3. Simulation of PRAM[ *, t] by RAM[*, +] 
In this section, we establish the MRAM-uniformity of a bounded fan-in circuit 
described by Shankar and Ramachandran 1211 that performs division in 
O(lognloglogn) depth and 0((1/64)n’+6 ), for 6 >O, size. This is the major step 
leading to a simulation of a PRAM[*, +] by a RAM [*, t]. 
Given two n-bit inputs, u and Y, the division problem is to compute their n-bit 
quotient, u/v. This reduces to the problem of efficiently computing the n-bit reciprocal 
of v. Shankar and Ramachandran first normalize v to a number in [l/2, l), set 
x=1-u,andthencompute1/(1-x)=1-tx+x2+x3+~~~+x”-1.Thekeyportionof 
their division algorithm, and the only portion for which we explicitly prove the circuit 
implementation to be MRAM-uniform, is an algorithm for computing the sth power 
of an r-bit number modulo 2’+l. We must show the following circuit components to 
be MRAM-uniform: discrete Fourier transform (DFT), DFT-‘, square root, 
xSmod 2’+ 1 for restricted r and s, and the circuit component corresponding to the 
case r<s2. 
DF T uniformity 
We establish here that a bounded fan-in circuit implementing the DFT is MRAM- 
uniform. Below we state a DFT algorithm from Cooley and Tukey [7] as described by 
Quinn [16]. The input to the algorithm is the vector a=(a(O),a(l), . . ..a(k)). the 
output is the vector b = (b(O), b(l), , . . , b(k)). Let d = log, k. For an integer j, let # j 
denote its two’s complement representation. 
Procedure BZT_O( j, i) returns the integer found by setting the ith bit of # j to 0. 
Procedure BIT-1 (j, i) returns the integer found by setting the ith bit of # j to 1. 
Procedure OMEGA( i, j, d) returns the qth primitive root of unity, where q is the 
value found by reversing the i+ 1 most significant bits of the d-bit integer j and then 
padding the result with zeros in the d - i - 1 least significant positions. 
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Procedure REVERSE(i, d) returns the integer found by reversing the d-bit binary 
representation of the integer i. The value of this integer lies between 0 and 2d- 1. 
DFT Algorithm 
begin 
for ic0 to k- 1 do 
r(i)ta(i) 
endfor 
for it0 to d- 1 do 
for j+O to k-l do 
s(j)-(j) 
endfor 
for j+O to k- 1 do 
r(j)~s(~~~~O(j,d-i-l))+OIMEGA(1,j,d)*s(BZT~l(j,d-i-l)) 
endfor 
endfor 
for it0 to k- 1 do 
b(i)tr(REVERSE(i,d)) 
endfor 
end 
We consider the straightforward implementation of the algorithm as a circuit with 
the following blocks: [rca], [scr], [OMEGA], [Mult], [Add], and [REVERSE]. 
To establish the MRAM-uniformity of this circuit, we must establish the uniformity of 
gate connections within each block. The uniformity of the connections between blocks 
is clear. We name gates such that the binary representation of the name can be 
partitioned into fields. The gate names are O(log k) = O(d) bits long. 
The [REVERSE] block corresponds to the following steps in the algorithm: 
for ic0 to k- 1 do 
b(i)+r(REVERSE(i,d)) 
endfor 
Hence, this block simply routes data from the Y array to the b array. Let b,(i) denote 
the sth bit of b( i). We want to compute on a RAM [ *] the gate name corresponding to 
the input to b,(i), that is, r,( RE VERSE( i, d)). As a first step, compute RE VERSE( i, d) 
in O(logd)= O(loglog k) stages, with each stage requiring constant time, given the 
d-bit value i. In the mth stage, the RAM [ *] swaps adjacent blocks of d/2” bits. The 
RAM [ *] executing the algorithm cannot shift numbers to the right, so it performs 
only left shifts. (A RAM [ *] performs a left shift by multiplying by the appropriate 
power of two.) The RAM [ *] simply keeps track of the number of “insignificant” bits 
on the right introduced by performing only left shifts. 
Assume that we are given a gate name g and that gate g corresponds to b, (i). Given 
a gate name h, the RAM [*] must compute whether gate h is the input to gate g. 
Therefore, the RAM[r] will generate the name of gate g’s input (that is, 
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r,(REVERSE(i, d))) and compare it with h. Also assume that the binary representa- 
tions of g and h are appropriately masked so that only selected fields of the gate names 
are nonzero. Thus, the unmasked portions of g are b 1 i 1 s (variable b, index i, and bit 
numbers s). From the algorithm, the corresponding fields in the name of g’s input are 
r 1 RE VERSE( i, d) 1 s. To test for equality, the RAM [ *] shifts r and s to appropriate 
positions on the left and right of REVERSE( i, d), then shifts the corresponding fields 
from h to the left to test for equality. Thus, if g is a gate in the [REVERSE] block, then 
we can test whether h is its input in O(logd) time. 
The uniformity of the [BIT-O], [BIT-l], [ r-a], [str], and [Add] blocks is clear. 
The uniformity of the [OMEGA] block is clear because w is a power of two. 
In the above discussion, we have shown that a RAM [ *] can compute the input to 
a single gate g within the necessary time bounds when #g is appropriately masked to 
reveal only certain fields. To establish MRAM-uniformity, however, the RAM[*] 
must take the input I comprising all pairs of integers O(log k) bits long, mask these 
integers, and compute the inputs for the gates corresponding to all exposed fields 
simultaneously. The masking is similar to that done to establish the MRAM-uniform- 
ity of the circuit simulating a PRAM [ *] in Section 4.3. Observe that any of the above 
procedures can operate on a long integer, comprising a set of fields separated by zeros. 
Hence, we obtain that the DFT circuit implementing the algorithm described above is 
MRAM-uniform. 
Inverse DFT 
For the inverse DFT circuit, the above discussion establishes the uniformity of most 
of its sections. The following step of the inverse DFT algorithm is one significant 
exception: 
b(i)+r(REVERSE(i,d))/k. 
Note that k=O(log3j4 x) since r = log x and we are in the case r 3s’. Hence, the 
inverses needed can be obtained by generating a table for all possible relevant values. 
Since k is very small, this table can be generated with a uniform, polynomial (in r) size 
circuit. Thus, the inverse DFT circuit is MRAM-uniform. 
Square root, xi2imod2k+ 1, and xi2-imod2k+ 1 uniformity 
As for the inverse DFT, the values needed to compute the square roots are very 
small and are obtained by generating a table for all relevant values. Thus, the square 
root circuit is MRAM-uniform. 
Next, we want to establish the MRAM-uniformity of the portions of the circuit that 
compute xi2’mod 2k+ 1 and xi2 -‘mod 2k+ 1. The values of Xi are in the range 
0,...,2k-l;thevaluesofiareintherangeO,...,k-1.Sincexi2~‘mod2k+1=xi2~i, 
we need only be concerned with computing ~~2~rnod 2k+ 1. 
From the bounds on i and xi, xi2’ is at most 2k bits long. Split xi2’ into two k-bit 
portions, denoting the lower-order portion by rO and the higher-order portion by rl. 
Since2k--lmod2k+1,wehavexi2’=rl2k+rg-(rO-rT1)mod2k+1,whichcanbe 
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computed with a subtraction, a comparison, and an addition. Thus, this portion of the 
circuit is clearly MRAM-uniform. 
Uniformity of the case r < s2 
At this point, we consider the case r < s2 of the modular power algorithm. Again, the 
values needed can be obtained by generating a table for all possible relevant values. 
This table can be generated by a uniform, polynomial-size circuit. Thus, this portion 
of the circuit is MRAM-uniform. 
Lemma 5.12. The division circuit of Shankar and Ramachandran [21] is MRAM- 
uniform. 
Proof. From the above discussion, each component of Shankar and Ramachandran’s 
modular power algorithm, implemented as a circuit, is MRAM-uniform. Therefore, 
the modular power algorithm and, hence, their division algorithm, may be imple- 
mented as an MRAM-uniform circuit. 0 
We next simulate a PRAM [ *, t] by an MRAM-uniform, bounded fan-in circuit 
family, then simulate this circuit family by a RAM [ *] and, hence, a RAM [ *, +I. 
Let DC denote the family of bounded fan-in circuits described in Lemma 5.5 that 
simulates a PRAM[*, +] in depth 0(T2(n)logT(n)) and size 0(nT2(n) 
32r’“‘( n2+ T2(n))). W e construct a family of bounded fan-in circuits DC’ from DC. 
Fix an input size n. The circuit DC: is exactly the same as the circuit DC, except 
that DC; uses carry-save multiplication blocks for reasons of MRAM-uniformity 
(as in Lemma 4.9). DC; has depth 0( T2(n)logT(n)) and size O(nT2(n) 
32r(“‘(n2+ T2(n))). 
Lemma 5.13. For each n, every language recognized by a PRAM [ *, t ] MD in time 
T(n) with P(n) processors can be recognized by the bounded fan-in, MRAM-uniform 
circuit DC; of depth O(T2(n)log T(n)) and size O(nT2(n) 32T’“‘(n2+T2(n))). 
Proof. The proof of the PRAM [ *, t ] simulation is similar to that given for Lemma 
4.5. By an argument similar to the proof of Lemma 4.7 using Lemma 5.12, DC’ is 
MRAM-uniform. 0 
Theorem 5.14. For all T(n)>logn, PRAM [ *, s]-TIME( T(n)) c RAM [*I- 
TIME(T2(n)logT(n))sRAM[*,t]-TIME(T2(n)logT(n)). 
Proof. By Lemma 5.13, a PRAM [ *, +] running in time T(n) with P(n) processors 
can be simulated by a bounded fan-in, MRAM-uniform circuit DC; of depth 
0(T2(n)log T(n)) and size O(nT2(n)32r(“) (n2 + T2(n))). By Theorem 3.4, a 
RAM [ *] can simulate DC; in time 0( T2 (n)log T(n)) and, hence, so can a 
RAM[*, -1. 0 
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Observe that a RAM [ t] is unable to generate long integers. Therefore, the gap 
between the time-bounded power of a PRAM [ +] and the time-bounded power of 
a RAM [ t] is much greater than the gap between the power of a RAM [*] and the 
power of a PRAM[*]. 
6. Shift 
Pratt and Stockmeyer [l 51 proved that for a vector machine, that is, a RAM [ t, J] 
without addition or subtraction in which left-shift (t) and right-shift (I) distances are 
restricted to a polynomial number of bit positions, RAM [ 7, J]-PTIME = PSPACE. 
Simon [22] proved the same equality for RAMS with unrestricted left shift and right 
shift, addition, and subtraction. We prove that polynomial time on PRAMS with 
unrestricted shifts is equivalent to polynomial time on basic PRAMS and on 
RAM [T, J] s and to polynomial space on Turing machines (TMs). 
6.1. Simulation of PRAM[T,J] by PRAM 
By repeated application of the left-shift instruction, a PRAM [ T, 11 can generate 
numbers of length 
O(22..‘2”) T(n) 
I 
in T(n) steps. These extremely large numbers contain very long strings of O’s, however. 
(If Boolean operations are used, then the numbers have very long strings of O’s and 
very long strings of 1’s.) Since we cannot write such numbers in polynomial space, nor 
can we address an individual bit of such a number in polynomial space, we encode the 
numbers and manipulate the encodings. We use the marked interesting bit (MIB) 
encoding, an enhancement of the interesting bit encoding of Simon [22]. Let d be an 
integer, and let [en(d) = w. Let b, _ 1 . . . b, be the w-bit two’s complement representa- 
tion of d. An interesting bit of d is a bit bi such that bi # bi+ 1. (Bit b,_l is not an 
interesting bit.) 
If d has an interesting bit at bi and the next interesting bit is at bj, i<j, then the bits 
bjbj-l ... bi+ 1 are identical. If these bits are O’s (l’s), then we say that d has a constant 
interval of O’s (l’s) ending at bj. 
If a constant interval has length 1, then the entire interval is a single bit, which is an 
interesting bit. We call such an interesting bit a singleton. We mark interesting bits 
that are singletons. We define the MIB encoding as 
E (0) = OS, 
E(Ol)= Is, 
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Fig. 4. Encoding tree for E(01100). 
where d is an integer, aj is the position of the jth interesting bit of d; qj=s if the jth 
interesting bit is a singleton and qj = m if the jth interesting bit is not a singleton; and 
r is the value (0 or 1) of the rightmost bit of d. Call qj the mark of the jth interesting bit. 
Call r the start bit. 
The marks permit the simulator to efficiently determine from E(x) and E(y) 
whether x+ 1 =y, using the procedure PLUS-ONE given below. 
For example, E(01100)=(E(011)m,E(Ol)m;0)=((E(Ol)m; l)m, lsm;O)=((lsm; l)m, 
lsm; 0). For all d, define ual(E(d))=d. 
An encoding can be viewed as a tree. For the encoding 
E(d)=(E(a,)q,, . . ..E(a2)q2.E(a,)q,;r), a node is associated with each of 
E(a,)q,, . . . . E(a,)q,, r. A root node is associated with the entire encoding of E(d) and 
holds nothing. A nonroot node holds one of: OS; 1s; r, the start bit; or qj, the mark of 
the jth interesting bit. If a node holds OS, Is, or r, then it is a leaf. If a node holds qj, 
then it is an internal node, and its children are the nodes of E(aj). Figure 4 contains 
a sketch of the encoding tree of E(01100). 
For a node rx corresponding to E(ak)qk, the value of the subtree rooted at c(, &(a), 
is ak, the value of E(Q). Thus, vu1 (m) is the position of an interesting bit. 
We define level 0 of a tree as the root. We define level j of a tree as the set of all 
children of nodes in level j- 1 of the tree. 
A pointer into an encoding specifies a path starting at the root of the tree. For 
instance, the pointer 7.5.9 specifies a path x0, x 1, x2, x3 in which x,, is the root, x1 is the 
7th child (from the right) of x0, x2 is the 5th child of x1, and x3 is the 9th child of x2. 
A pointer also specifies the subtree rooted at the last node of the path. 
For an integer d, suppose E(d)=(E(a,)q,, . . ..E(aI)qI.r). We define intbits(d)= t, 
the number of interesting bits in d. Viewing E(d) as a tree, we refer to E(a,) as a subtree 
of E(d). We define the kth subtree at level c of E(d) as the kth subtree from the right 
whose root is distance c from the root of E(d). We define depth(d) recursively by 
depth(O) = depth(01) = 1, = / 
depth(d)=l+max{depth(a,), . . ..depth(a.)}. 
We now state three lemmas, analogous to those of Simon [22], that bound the size 
of an encoding. Lemma 6.1 bounds the depth of an encoding and the number of 
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interesting bits in a number generated by a PRAM [ r, 11. Let boo1 be a set of Boolean 
operations. The proof of Lemma 6.1 is straightforward. 
Lemma 6.1. Suppose a processor P, executes r( i)+r( j) 0 r(k), 0 E ( +, t, I, -, bool}. 
(i) If 0 is +, then deptk(rcon,(i))d 1 +max(deptk(rcon,(j)), deptk(rcon,(k))} 
and intbits( rcon,( i)) d intbits( rcon,( j)) + intbits(rcon,( k)). 
(ii) 1f 0 is a Boolean operation, then deptk( rcon,( i)) d max { deptk( rcon,( j)), 
deptk(rcon,( k))} and intbits(rcon,( i)) d intbits(rcon,( j)) + intbits(rcon,( k)). 
(iii) If 0 is -, then deptk(rcon,( i)) < 1 + max{ deptk(rcon,( j)), deptk(rcon,(k))} 
and intbits(rcon,( i)) 6 intbits( rcon,( j)) + intbits(rcon,(k)). 
(iv) Zf 0 is 7 or J, then deptk( rcon,( i)) 6 2 + max { depth (rcon,( j)), 
deptk(rcon,(k))) and intbits(rcon,(i))< 1 + intbits(rcon,( j)). 
Part (i) of Lemma 6.2 bounds the number of subtrees below first level nodes in an 
encoding; Part (ii) bounds the number of subtrees below fth level nodes in an 
encoding, f> 1. The proof of Lemma 6.2 follows from Lemma 6.1. 
Lemma 6.2. Suppose a processor P, executes r(i)+r( j) 0 r(k), where 
0~(+,~,1,--,bool},E(rcon,(i))=(E(u,),...,E(a,);wi), E(rcon,(j))=(Wb,), . . . . 
E(b,);w,), and E(rcon,(k))=(E(c,), . . . . E(c,); wk), where a,, b,, and c, denote the 
positions of the vtk interesting bits of rcon,(i), rcon,( j), and rcon,( k), respectively. 
(i) For E(u,) (that is, the vtk subtree at level 1 ofE(rcon,(i))), 
(a) if 0 is + , then intbits( a,) < 1 + max, { intbits( b,), intbits( c,)}, 
(b) if 0 is t or 1, then intbits( a,) 6 maxq { intbits( b,)} + intbits( rcon,( k))}, 
(c) if 0 is a Boolean operation, then intbits( a,) < maxq { intbits( b,), intbits( c,)}, 
and 
(d) if 0 is -, then intbits(u,) < 1 + max, { intbits( b,), intbits( c,)}. 
(ii) For E(p) a subtree at level f > 1, 
(a) if 0 is +, -, or a Boolean operation, then intbits( p) < 1 + maxq { intbits( qtk 
subtree of rcon,( j) at level f), intbits(qtk subtree of rcon,(k) at levelf )}, and 
(b) if 0 is t or 1, then intbits( fl) d 1 + maxq (intbits (qtk subtree of rcon,( j) at 
level f ), intbits(q tk subtree of rcon,(k) at level f- l)}. 
Lemma 6.3. An encoding tree for an integer generated by a PRAM [ 1, I] in T(n) steps 
contains up to 0(4T’(“)) nodes. 
Proof. Let d be an integer generated by a PRAM[f, I]. By Lemma 6.1, 
deptk(d)<2T(n). If cc) is the input to the PRAM[ t, J] and o has length n, then 
intbits(o)<n. Let E(P) be either E(d) or a subtree of E(d). By Lemmas 6.1 and 6.2, 
intbits( /?) < n2 ‘(‘) The depth of the encoding is at most 2T(n), and every internal 
node has at most’n2’(“) children. Therefore, the encoding may have up to 0(4T’(“)) 
nodes, assuming T(n) > log n. 0 
We describe here an efficient simulation of a PRAM[t, J] by a basic PRAM. Let 
S be a PRAM [ t, _1] that uses T(n) time and P(n) processors. Let S’ be a PRAM [ t, J] 
that uses only short addresses and simulates S according to the Associative Memory 
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Lemma. Thus, S’ uses O(P2(n)T(n)) p rocessors, 0( T(n)) time, and addresses only in 
0, 1, . . . , O(P(n) T(n)). Let q be a constant such that each processor in S’ uses only 
q registers. By Lemma 6.3, for numbers generated by S (and therefore S’), the encoding 
may have up to 0(4T’(“)) nodes. 
We construct a PRAM Z that simulates S via S’ in O(T2(n)) time, using 
O(P+z)T(n)4T”“’ ) processors. For ease of description, we allow 2 to have q+ 7 
separate shared memories, mewlO, . . , memq + 6, which can be interleaved. This entails 
no loss of generality and only a constant-factor time loss. 
Initialization. Z partitions memo into 0( P( n) T(n)) blocks of 4 T2(n) cells each. This 
partitioning allots one block per cell accessed by S’, where each block comprises one 
cell per node of the encoding tree. Z partitions each of mem,, . . ., memq into 
O(P 2(n) r(n)) blocks. This allots one block per processor of S’ and one memory per 
local register used by a processor. (See Fig. 5.) Let B,(m) denote the mth block of memi. 
Throughout the simulation, B,(j) contains E(con( j)), and Bi(m), 1 <i<q, contains 
E(rcon,(i)) of S’. 
memo 
meml,...,mem, 
memq +1 
memq +2 
memq +3 
memq+4 
mem,+ 5
memq +6 
shared memory 
local memories 
address table 
communication 
rightmost child 
parent 
rightmost sibling 
two’s complement representation of cell contents. 
Fig. 5. Shared memories of Z. 
Z activates O(P’( n) T( n)) primary processors, one for each processor used by S’. In 
mem,,,, these processors construct an address table. The jth entry of this table is 
j.4 TZ(n) the address of the first cell of the jth block in every memory. The maximum 
address’is 0(P2(n)T(n)4*““’ ), so Z computes this address (and the entire table) in 
0( T2 (n)) time. 
Each primary processor now deploys 4T2(n) secondary processors, one for each cell 
in a block, in 0( T2(n)) time. To implement a broadcast in constant time, each 
primary proclssor P, uses cq+ 2( ) m as a communication cell. When the secondary 
processors are not otherwise occupied, they concurrently read this cell at each time 
step, waiting for a signal from the primary processor to indicate their next tasks. 
Consider a complete d-ary tree /1 with depth 2T(n). We number the nodes of /i 
starting with the root as node 1, in the order of a right-to-left breadth-first traversal. 
Node number j has children numbered dj - (d - 2), . . . , dj, dj + 1; its parent is numbered 
L(j+(d-2))ld I. 
We view a block as a linear array storing /1 with d =4T(n). Node numbers 
correspond to locations in the array. Let node(j) denote the node whose number is j. 
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Let num(cc) denote the node number of node a. For each primary processor, the jth 
secondary processor, 1 < j < 4 TZ(n) handles node(j). Let proc(cl) denote the secondary , 
processor assigned to node a. 
Each encoding is a subtree of n because all encoding nodes have fewer than 4T(n) 
children. Let p(a) denote the parent of node cr; let rc(a) denote the rightmost child of 
node cr; let IC(CX) denote the leftmost nonempty child of node a. When a primary 
processor and its secondary processors update E(con(i)) or E(rcon,(i)), they also 
update num(lc(cr)) for every node CX. Let right(a) denote num(a)-num(rc(p(a))). That 
is, right(a) denotes which child cx is of p(a), counting from the right. Similarly, let 
lef( a) denote num( a) - num( Ic(p( u))). That is, left(a) denotes which child CI is of p( a), 
counting from the left. 
Using memq + 2 for communication with primary processor P,,, corresponding to 
processor P, of S’, proc(node(j)), 1 dj64T”“‘, writes num(rc(node(j))) in ~~+~(j), 
nnm(p(node(j))) in ~~+~(j), and num(rc(p(node(j)))) in ~~+~(j) in O(T(n)) time. 
Then the processor for each node j can compute right(j). 
All the addresses of cells accessed by S’ can be constructed using only addition and 
subtraction. In order to quickly perform indirect addressing, Z generates all cell and 
register contents in standard two’s complement representation, except for results of 
shifts. The two’s complement representation of local register rg(i) of S’, if rcon,(i) is 
constructed without shifts, is stored in c 4+6(g(q+ l)+i). The two’s complement 
representation of shared memory cell c(j) of S’, if con( j) is constructed without shifts, 
is stored in c 4+ 6(( j + l)(q + 1)). If the value v in a register or a shared memory cell is 
the result of a shift, then S’ does not use v as an address, and S’ uses no other value 
computed from v as an address. 
As the final initialization step, Z converts the input to the MIB encoding, writing 
the encoding into B,(O). Z writes the input integer in cq+6(q+ 1). 
Simulation. In a general step of processor P, of S’, P, executes instruction instr. 
Assume for now that instr has the form r(i)+r(j) 0 r(k). To simulate this step, the 
corresponding primary processor P, of Z and its secondary processors perform four 
tasks: 
Tusk 1. If 0 is not a shift, then perform 0 on coylq+ 6(g( q + 1) +j) and 
con,+6(g(q+1)+k), writing the result in con,+6(g(q+1)+i). 
Tusk 2. Merge the first level of the encodings E(rcon,(j)) and E(rcon,(k)). 
Tusk 3. Determine where the interesting bits of E(rcon,(i)) occur in the merged 
encodings and compute their marks. 
Tusk 4. Compress these marked interesting bits into the proper structure. 
Z uses procedures MERGE in task 2 and COMPRESS in task 4. Depending on the 
operation 0, Z may also use procedures BOOL and ADD in task 3. These procedures 
are described below. 
Procedures MERGE, COMPRESS, BOOL, and ADD call procedure COMPARE, 
which we now specify. Let j and k be nonnegative integers, and let $1 and $z be 
encoding pointers. If m = /2, the empty string, then COMPARE( j, $1, k, ti2, m) com- 
pares the value of subtree E(con(j)).$r with the value of subtree E(con(k)).$,. 
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Similarly, if m#& then COMPARE compares the value of subtree E(rcon,( j)).lc/r 
with the value of subtree E(r~on,(k)).$~. 
Suppose m = A; the case m #2. is similar. For each node c( in the first level of 
E(con( j)). $ I simultaneously, proc(a) determines left(a). Then proc( c() computes 
num(/?) such that node p is in the first level of E(con(k)).$, and lef(P)=left(a) by 
reading num( Ic(E( con( k)). $2)). Next, proc( a) recursively compares the values of the 
subtrees rooted at G( and /?. COMPARE is recursive in the depth of the encoding, 
taking constant time at each level. Consequently, COMPARE( j, $1, k, ti2, m) takes 
0( T(n)) time. 
In task 2, Z merges the first level of the encodings E(rcon,( j)) and E(rcon,(k)). 
Z does this to compare the positions of interesting bits in rcon,( j) and rcon,(k). 
This comparison is necessary to determine the positions of the interesting bits in 
rcon,( i). 
The subtrees rooted at the first level of E(d) form a list sorted in increasing order by 
their values. MERGE(j, k,i) returns, in B,(g), the list of up to 0(2T(“)) subtrees 
resulting from merging the first levels of E( rcon,( j)) and E( rcon,( k)). Each subtree in 
the merged list retains indications of whether it is from j or k, whether it is the end of 
a constant interval of O’s or l’s, and its (singleton) mark. By comparing each subtree of 
the first level of E(rcon,( j)) with each subtree of the first level of E(rcon, (k)) in 
0( T(n)) time, Z can perform a MERGE in 0( T (n)) time. (Note: Each subtree in the 
merged list also indicates whether its value is equal to that of the next subtree in the 
list.) 
We introduce one more procedure before describing the computation of the 
interesting bits of rcon,( i). Let I(d) denote the MIB encoding of d without the marks. 
PLUS_ONE(k,$,, i, $2) writes I(val(E(rcon,(k)).$l/,)+ 1) in the location set aside for 
subtree 1c/* in Bi(g). That is, given E(d), for d an integer, PLUS-ONE writes 
Z(d+ 1). PLUS-ONE does not write singleton marks. Z uses PLUS-ONE to generate 
Z(d + 1) to test for equality with E(x), x an integer. The processors ignore marks to 
interpret E(x) as I(x). At most, the two rightmost interesting bits of d + 1 are different 
from those of d. Encoding I( d + 1) is easily generated by adding or deleting interesting 
bits and possibly recursively adding 1 by observing whether d starts with a 0 or a 1 and 
whether the first 0 is a singleton. PLUS-ONE is recursive with depth T(n), the depth 
of the encodings. PLUS-ONE uses constant time at each level, so O(T(n)) time 
overall. 
We now are ready to describe how Z accomplishes task 3. Assume without loss of 
generality that i, j, and k are different. Z’s actions in task 3 depend on the operation 
0 in instr. Define an interval-pair to be the intersection of a constant interval in 
rcon,( j) and a constant interval in rcon,(k). For example, three interval-pairs, denoted 
by a, b, and c, are shown below: 
ccbbba 
rcon,( j) 1 1 0 0 0 1 
rcon,(k) 0 0 1 1 1 1 
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The interval-pair length of interval-pair a is 1, of interval-pair b is 3, and of interval- 
pair c is 2. 
ZERO_ONE( j, k, i) takes as input the merged list from E(rcon,( j)) and E(rcon,(k)) 
in B,(g) and returns as output an indication for each subtree in the list from 
E( rcon,( j)) (E( rcon,( k))) whether rcon,( k) (rcon,( j)) is in a constant interval of O’s or 
I’s at the location specified by the value of the subtree. The secondary processors 
handling the merged list act as a binary computation tree to pass along the desired 
information in 0( T(n)) time. 
ZP_LENGTH(j, k,i) takes as input the merged list from E(rcon,(j)) and 
E(rcon,(k)) in B,(g) and returns as output in 0( T(n)) time an indication for each 
subtree in the list whether the interval pair ending at the location specified by the 
value of the subtree has length 1 or greater than 1. To perform this computation, 
Z calls PLUS_ONE(i, $1, i’, $1) in parallel for each subtree in the list, where $r is the 
location of the subtree in the list and i’ refers to B 4 + 2 ( i). Suppose the subtree encodes 
the integer d. Then, in parallel, Z tests I(d + 1) for equality with the next subtree in the 
list. If they have equal value, then the interval-pair length is 1; otherwise, the 
interval-pair length is greater than 1. 
If instr is r(i)+r(j)+r(k), then Z calls ADD(j,%,k,&i,/I). ADD(j,$,,k,$,,i,$,) 
writes E(val(E(rcon,(j)).$r)+val(E( rcon,(k)).$2)) in the location set aside for sub- 
tree $X in B,(g). Assume that we have the merged encodings of E(rcon,(j)) and 
E(rcon,(k)) in &(g). Z must compute the interesting bits and their marks. To 
accomplish task 3, Z must test four conditions at the bit location specified by the value 
of the subtree: 
(a) whether the rcon,( j) and rcon,( k) pairs are both in constant intervals of O’s, both 
in l’s, or one in O’s and one in l’s; 
(b) whether there is a carry-in to the interval-pair; 
(c) whether rcon,(i) is in a constant interval of O’s or l’s prior to the start of the 
interval-pair; and 
(d) whether the interval-pair length is 1 or greater than 1. 
Z calls ZERO-ONE and ZP-LENGTH to test conditions (a) and (d) in time 0( T(n)). 
For each subtree a in the list, proc(a) does the following. To test condition (b), proc(a) 
tests condition (a) at the preceding subtree in the list. To test condition (c), proc(a) 
determines whether rcon,(i) is in a constant interval of O’s or l’s at position 
val(a) using the other three conditions, then passes this information to 
proc(num(a) + 1). The processors act as a binary computation tree of height 0( T(n)) 
in testing all four conditions. Thus, all four conditions can be tested in 0( T(n)) time. 
A subtree is interesting if its value is the location of an interesting bit of rcon,(i); 
otherwise, the subtree is boring. For each subtree CI in the list, proc(a) tags subtree a as 
“interesting” or “boring”. In doing so, proc(cn) may call the procedure PLUS-ONE. 
Z next computes the marks of the interesting bits. The entire procedure takes 
time 0( T(n)). 
If instr is r(i)+r(j) v r(k), then Z calls BOOL( j, k, i, v ). BOOL( j, k, i, v ) writes 
E(rcon,( j) v rcon,(k)) in B,(g). BOOL is similar to, but simpler than, ADD, since only 
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conditions (a) and (d) must be tested. Other Boolean instructions are handled 
similarly. 
If instr is r(i)+-r(j)-r(k), then 2 computes E(rcon,(j)+ 1) in B,(g) by a call to 
ADD, then calls ADD (i, L, k’, 2, i, 2), where k’ indicates that the start bit of E( rcon,( k)) 
is complemented (thus adding rcon,( j) and the two’s complement of rcon,(k)). This 
takes 0( T(n)) time. 
If rcon,(k)<O and instr is r(i)tr( j)Tr(k), then Z treats instr as r(i)+-r(j)J r(k), 
substituting lrcon,(k)l for rcon,( k). Similarly, if rcon,(k) <0 and instr is 
r(i)+-r( j)Jr(k), then Z treats instr as r(i)+-r( j)Tr(k), substituting lrcon,(k)l for 
rcon,(k). Thus, for both shift instructions, we shall assume rcon,(k)aO. 
If instr is r(i)+r( j) r r(k), then the dth interesting bit of rcon,(i) is in the position 
specified by the sum of rcon,( k) and the position of the dth (if the least significant bit of 
rcon,( j) is 0) or (d + l)st (if the least significant bit of rcon,( j) is 1 and rcon,( k) #O) 
interesting bit of rcon,( j). Z adds rcon,( k) to the value of each subtree from rcong (j). 
Marks stay the same, except perhaps for the first interesting bit of rcon,( j): if it has 
mark s and rcon,(k)=O, then Z marks it s; otherwise, Z marks it m. This procedure 
takes 0( T(n)) time, the time to perform ADD. 
If instr is r(i)tr( j)Jr(k), then Z subtracts rcon,(k) from the value of each 
first-level subtree of rcon,( j). Z tags as boring those subtrees for which this difference 
is negative. For the others, this difference is the location of an interesting bit 
in rcon,(i). Let y denote the subtree whose value specifies the location of the 
first interesting bit in rcon,( i). Marks stay the same, except perhaps for y : if ual( y) = 0, 
then Z marks it s; otherwise, Z marks it m. The start bit of rcon,(i) depends on 
whether rcon,( j) is in a constant interval of O’s or l’s at the location specified 
by the subtree that became y. This procedure takes time 0( T(n)), the time to 
perform ADD. 
Z accomplishes task 4 by calling COMPRESS. COMPRESS(i) takes the contents 
of block i, which implicitly stores a tree in which some subtrees rooted at the first level 
are tagged to be deleted (boring), and rewrites the tree without the boring subtrees. 
The secondary processors act as a binary computation tree so that the processors 
associated with the root of each interesting (that is, not boring) first-level subtree can 
determine the number of interesting subtrees to the right in time O(r(n)). This 
number specifies the location of the subtree in the compressed tree. Then Z copies 
each subtree into the appropriate location and writes O’s in the unused locations. 
Overall, COMPRESS(i) takes 0( T(n)) time. 
If processors Pf and P, of S’ wish to simultaneously write c(j), then the correspond- 
ing processors Pl and P, of Z simultaneously attempt to write B,(j). Iff<g, then 
I<m, and all secondary processors of PI are numbered less than all secondary 
processors of P,. Thus, in S’, Pf succeeds in its write, and in Z, Pl and its secondary 
processors succeed in their writes. 
Theorem 6.4. For all T(n) B log n, PRAM [ 1, I]-TIME(T(n)) c PRAM-TIME( r*(n)). 
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Proof. In the simulation given above, Z takes O(T(n)) time per step of S’ to merge 
two encodings, compute new marked interesting bits, and compress the list into the 
proper MIB form. S’ simulates S in 0( T(n)) time. Hence, Z takes 0( T’(n)) time to 
simulate S via S’. q 
6.2. Simulations of PRAM [ r, J] by circuits and Turing machine 
We now describe simulations of a PRAM[T, J] by a logspace-uniform family of 
unbounded fan-in circuits, a logspace-uniform family of bounded fan-in circuits, and 
a Turing machine. 
Lemma 6.5. For each n, every language recognized by a PRAM [ r, J] S in time T(n) 
with P(n) processors can be recognized by a logspace-uniform unbounded fan-in circuit 
C, ofdepth O(T2(n)) and size 0(P4(n)T6(n)16r2(“)(n+T2(n))). 
Proof. Let Z be the PRAM described in Theorem 6.4, simulating S in 0( T2(n)) time 
with 0(P2(n)T(n)4T”“’ ) processors. Fix an input length n. We construct an un- 
bounded fan-in circuit C, that simulates Z by the construction given by 
Lemma 4.3. 0 
Lemma 6.6. For each n, every language recognized by a PRAM [T, L] S in time T(n) 
with P(n) processors can be recognized by a logspace-uniform unbounded fan-in circuit 
UC, ofdepth 0(T2(n)), size 0(P4(n)T6(n)16r”“’ (n + T2( n))), and maximum fan-in 
0(4T’“‘T2(n)). 
Proof. Fix an input length n. We construct UC,, from C, of Lemma 6.5. We reduce the 
fan-in in the portions of the circuit that simulate updates in the shared memory of Z. 
The circuit described in Lemma 4.3 allows all processors to attempt to simultaneously 
write the same cell. This does not occur in Z. During the execution of each procedure 
of Z over T(n) time steps, either 4T2(n) secondary processors concurrently write the 
same cell once or 4T(n) secondary processors concurrently write the same cell at each 
of 0( T(n)) levels of recursion. For the cases in which 4T2(n) secondary processors 
concurrently write the same cell in one time step, let these processors fan in their 
results by writing in groups of 4T(n) processors over T(n) time steps. Thus, we can 
modify Z such that at most 4 T(n) processors attempt to write the same cell at each time 
step, keeping the time for each procedure at 0( T(n)). By the construction given in 
Lemma 4.3, this leads to a maximum fan-in for any gate in UC,, of 0(4T’“‘T”(n)) if 
T(n)>n or 0(4 T(n) T n)n) if T(n) < n. The circuit remains uniform after modifications ( 
to Z because the processors concurrently writing are all secondary processors belong- 
ing to the same primary processor. UC, has depth 0( T’(n)) and size 
0(P4(n)T6(n)16T2(“)(n+T2(n))). 0 
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Lemma 6.7. For each n, every language recognized by a PRAM [ 7, J] S in time T(n) 
with P(n) processors can be recognized by a logspace-uniform, bounded fan-in circuit 
BC, of depth 0(T3(n)) and size 0(P4(n)T6(n)16r’(‘)(n+Tz(n))). 
Proof. Fix an input length n. Let UC, be the unbounded fan-in circuit described in 
Lemma 6.6 that simulates S. The gates of UC, have maximum fan-in of 0 (4 T(n) T 2 (n)) 
if T(n)>n or 0(4 T(n) T( n)n) if T(n) < n. We construct the bounded fan-in circuit BC, 
by replacing each gate of UC, with fan-infby a tree of gates of depth logf: Since every 
f=O(4rc”‘(T2(n)+nT(n))), and T(n)>,logn, BC, can simulate each gate of UC, in 
depth O(T(n)). Since UC,, has depth 0((T2(n)) by Lemma 6.6, BC, has depth 
0( T3(n)). 0 
Theorem 6.8. For all T(n)>,logn, PRAM[I,J]-TIME(T(n))&DSPACE(T3(n)). 
Proof. Theorem 6.8 follows from Lemma 6.7 and Borodin’s result [2] that a bounded 
fan-in circuit of depth D(n) can be simulated in space O(o(n)) on a Turing 
machine. 0 
Theorem 6.8 and a fundamental result of Fortune and Wyllie [9], 
DSPACE( T(n))zPRAM-TIME(T(n)) for all T(n)>logn, 
together imply that PRAM [t, I]-TIME( T(n)) E PRAM-TIME( T “(n)). The direct 
simulation of Theorem 6.4 is more efficient. 
Theorem 6.4 and the other fundamental result of Fortune and Wyllie, 
PRAM-TIME(T(n)) E DSPACE( T2(n)) for all T(n)>,logn, 
together imply that PRAM[f, J]-TIME( T(n)) cDSPACE( T4(n)). The 0( T3(n)) 
space simulation of Theorem 6.8 is more efficient. 
6.3. Simulation of PRAM [t, _1] by RAM[t, _1] 
Using Theorem 3.3, we now simulate a PRAM [t, A] by a RAM [t, J]. Previously, 
we simulated a PRAM [ 7, J] by a family of logspace-uniform unbounded fan-in 
circuits UC according to the simulation by Stockmeyer and Vishkin [24] (Lemma 
6.6), then simulated this by a family of logspace-uniform bounded fan-in circuits BC 
(Lemma 6.7). In this manner, we showed that a family BC of bounded fan-in circuits of 
depth 0(T3(n)) and size 0(P4(n)T6(n)16T’(‘)(n+T2(n))) can simulate time T(n) 
on a PRAM[f, J]. We need only establish that BC is VM-uniform to give an 
0(T3(n)) time simulation of a PRAM[t,J] by a RAM[t,J]. 
LetC={C,,C,,... } be the family of unbounded fan-in circuits described in Lemma 
4.3 that simulates a uniform PRAM that runs in time T(n) with P(n) processors. Let 
BC’ = { BC;, BC’,, } be the family of bounded fan-in circuits described in Section 
4.3 that simulates the family C of unbounded fan-in circuits. The depth of BC; is 
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O(T(n)(logP(n)T(n))), and the size is o(P(n)T(n)L(n)(L’(n)+P(n)~(n))), the 
same size as C,. 
Lemma 6.9. BC’ is VM-uniform. 
Proof. By a proof similar to that of Lemma 4.7, C, and BCI, are VM-uniform. U 
Theorem 6.10. For all T(n)>logn and P(n)d2*‘“‘, every language recognized with 
P(n) processors in time T(n) by a PRAM can be recognized by a RAM [ t, _1] in time 
O(T(n)logP(n)T(n)). 
Proof. By Lemma 6.9, BC’, the family of bounded fan-in circuits that simulates 
a PRAM, is VM-uniform. By Theorem 3.3, a RAM [ t, J] can simulate BC’ in time 
O(T(n)logP(n)T(n)). 0 
Lemma 6.11. Let BC= (BC1, BC,, . ..} be the family of bounded fan-in circuits de- 
scribed in Lemma 6.7 that simulates a uniform PRAM [ r, 11. BC is VM-uniform. 
Proof. Let UC=(UC1, UC2, . . . } be the family of unbounded fan-in circuits 
described in Lemma 6.6 that simulates a uniform PRAM [ t, 51. UC has the same form 
as C, except in the blocks labeled [Update-Common], handling updates to common 
memory. We reduce the inputs to the gates in this block because of restrictions on the 
processors that may simultaneously write a cell. As noted in the proof of Lemma 6.9, 
family C of unbounded fan-in circuits is VM-uniform. It is easy to compute the 
processors that may simultaneously write a cell, so UC is also VM-uniform. Since UC 
is VM-uniform, by an argument similar to the proof of Lemma 4.7, BC is VM- 
uniform. 0 
Theorem 6.12. For all T(n)>log n, 
PRAM[f,J]-TIME(T(n)) E RAM[r,J]-TIME(T3(n)). 
Proof. By Lemma 6.11, for each n, every language recognized by a PRAM[f, I] in 
time T(n) can be recognized by a VM-uniform, bounded fan-in circuit BC, of depth 
O(T3(n)) and size 0(P4(n)T6(n)16T2(n) (n + T2(n))). By Theorem 3.3, there exists 
a RAM[T, J] running in time 0( T3(n)+log(P4(n)T6(n)16T2’“)(n+ T’(n)))log 
log(P4(n)T6(n)16T’(“)(n+T2(n))))=O(T3(n)) that simulates BC,. 0 
Combining Theorem 6.10 with the simulation of a PRAM[t, J] by a basic PRAM 
in Theorem 6.4 yields PRAM[t, J]-TIME( T(n)) G RAM[r, J]-TIME(T4(n)). The 
simulation of Theorem 6.12 is more efficient. 
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7. Summary and open problems 
7.1. Summary 
In this paper, we compared the computational power of time-bounded parallel 
random-access machines (PRAMS) with different instruction sets. We proved that 
polynomial time on a PRAM [*I or on a PRAM[*, t] or on a PRAM [t, J] is 
equivalent to polynomial space on a Turing machine (PSPACE). In particular, we 
showed the following bounds. Let each simulated machine run for T(n) steps on 
inputs of length n; let T denote T(n) in the table below. The simulating machines are 
basic PRAM, Turing machine, uniform family of bounded fan-in circuits, and RAM 
augmented with the same set of instructions. The bounds for the simulating machine 
are expressed in time, space, or depth, as shown in parentheses by the machine type. 
Table 1 
Summary of results 
Simulating 
machine PRAM[*] 
Simulated machine 
PRAM[*, 71 PRAM[+] PRAMIT, 11 
PRAM (time) T*/log T 
TM (space) T2 
Circuit (depth) T2 
RAMCop] (time) T2 
T2 Tlog(n+ T) TZ 
T* log T T2 T3 
T2 log T TZ T3 
T’ log T _ T3 
7.2. Open problems 
(1) As noted in the introduction, if we could reduce the number of processors used 
by the simulation of a PRAM [ *] or PRAM [ *,+]orPRAM[t,J]byaPRAMfrom 
an exponential number to a polynomial number, then NC would be the languages 
accepted by PRAM [*Is, PRAM [*, +]s, or PRAM[t, J]s, respectively, in polylog 
time with a polynomial number of processors. Can the number of processors used by 
the PRAM in simulating the PRAM[*] be reduced to a polynomial in P(n)T(n)? 
(2) Can a logspace-uniform, fan-in 2 O(logn)-depth circuit perform division? 
Beame et al. [l] developed a polytime-uniform division circuit. We could improve 
Theorems 5.2, 5.3, and 5.8 with a logspace-uniform, O(log n)-depth division circuit. 
(3) What are the corresponding lower bounds on any of these simulations? Are any 
of the bounds optimal? 
(4) As one of the first results of computational complexity theory, the linear 
speed-up theorem for Turing machines [13] states that for every multitape Turing 
machine of time complexity T(n) $ n and every constant c > 0, there is a multitape 
Turing machine that accepts the same language in time CT(~). The linear speed-up 
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property of Turing machines justifies the widespread use of order-of-magnitude 
analyses of algorithms. Do PRAMS also enjoy the linear speed-up property? 
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